VLSI design of turbo decoder for integrated communication system-on-chip applications

被引：0
|
作者：
Fang, WC [1 ]
Sethuram, A [1 ]
Belevi, K [1 ]
机构：
[1] CALTECH, Jet Prop Lab, Pasadena, CA 91109 USA
来源：
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS | 2003年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A high-throughput low-power turbo decoder core has been developed for integrated communication system applications such as Digital Video Broadcast (DVB), satellite communications, wireless LAN, digital TV, cable modem, and xDSL systems. The turbo decoder is based on convolutional constituent codes, which outperform all other Forward Error Correction techniques. This turbo decoder core is parameterizable and can be modified easily to fit any size for advanced communication. system-on-chip products. The turbo decoder core provides Forward Error Correction of up to 15 Mbits/sec on a 0.13-micron CMOS FPGA prototyping chip at a power of 0.1 watt.
引用
收藏
页码：117 / 120
页数：4
相关论文
共 50 条
  • [41] VLSI implementation of single chip encoder/decoder for low bitrate visual communication
    Miyanohana, K
    Fujita, G
    Yanagida, K
    Onoye, T
    Shirakawa, I
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 229 - 232
  • [42] Wavelet packet transforms for system-on-chip applications
    Masud, S
    McCanny, JV
    2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3287 - 3290
  • [43] Mapping and Optimizing Communication in ROS 2-based Applications on Configurable System-on-Chip
    Lienen, Christian
    Nowosad, Alexander Philipp
    Paderborn, Marco Platzner
    PROCEEDINGS OF 2023 9TH INTERNATIONAL CONFERENCE ON ROBOTICS AND ARTIFICIAL INTELLIGENCE, ICRAI 2023, 2023, : 23 - 31
  • [44] SOICMOS technology for RF system-on-chip applications
    Yue, J
    Kriz, J
    MICROWAVE JOURNAL, 2002, 45 (01) : 104 - +
  • [45] Multiprocessor architectures for embedded system-on-chip applications
    Ravikumar, CP
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 512 - 519
  • [46] AC drive as a peripheral for system-on-chip applications
    Dubey, R
    Agarwal, P
    Vasantha, MK
    PROCEEDINGS OF THE IEEE INDICON 2004, 2004, : 1 - 5
  • [47] MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications
    Rahman, Tousif
    Mao, Gang
    Maheshwari, Sidharth
    Shafik, Rishad
    Yakovlev, Alex
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [48] Integrated Ferrite Film Inductor for Power System-on-Chip (PowerSoC) Smart Phone Applications
    Lee, Jaejin
    Hong, Yang-Ki
    Bae, Seok
    Jalli, Jeevan
    Park, Jihoon
    Abo, Gavin S.
    Donohoe, Gregory W.
    Choi, Byoung-Chul
    IEEE TRANSACTIONS ON MAGNETICS, 2011, 47 (02) : 304 - 307
  • [49] Simulation of synchronous Network-on-chip router for System-on-chip communication
    Ilic, Marko R.
    Petrovic, Vladimir Z.
    Jovanovic, Goran S.
    2012 20TH TELECOMMUNICATIONS FORUM (TELFOR), 2012, : 506 - 509
  • [50] Design and analysis of turbo decoder for China 3rd generation mobile communication system
    Li, X
    Song, WT
    Luo, HW
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 680 - 683
12345