VLSI design of turbo decoder for integrated communication system-on-chip applications

被引：0

作者：

Fang, WC ^{[1
]}

Sethuram, A ^{[1
]}

Belevi, K ^{[1
]}

机构：

[1] CALTECH, Jet Prop Lab, Pasadena, CA 91109 USA

来源：

PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A high-throughput low-power turbo decoder core has been developed for integrated communication system applications such as Digital Video Broadcast (DVB), satellite communications, wireless LAN, digital TV, cable modem, and xDSL systems. The turbo decoder is based on convolutional constituent codes, which outperform all other Forward Error Correction techniques. This turbo decoder core is parameterizable and can be modified easily to fit any size for advanced communication. system-on-chip products. The turbo decoder core provides Forward Error Correction of up to 15 Mbits/sec on a 0.13-micron CMOS FPGA prototyping chip at a power of 0.1 watt.

引用

页码：117 / 120

页数：4

共 50 条

[31] Testability issues of system-on-chip design
Novak, F
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2001, 31 (02): : 84 - 87
[32] System-on-chip design: Engineering or art
Stamenkovic, Z.
2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 401 - 408
[33] VLSI design of multi standard turbo decoder for 3G and beyond
Ahmed, Imran
Arslan, Tughrul
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 589 - +
[34] Autonomous learning design in System-on-chip
Zhou, Yimin
Krundel, Ludovic
Mulvaney, David
Chouliaras, Vassilios
Xu, Guoqing
Fu, Guoqiang
2013 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS (ROBIO), 2013, : 1054 - 1059
[35] Dependable design technique for system-on-chip
Kubalik, Pavel
Kubatova, Hana
JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (3-4) : 452 - 464
[36] Reliable and efficient system-on-chip design
Shanbhag, NR
COMPUTER, 2004, 37 (03) : 42 - +
[37] System-on-chip design with dataflow architecture
Wu, BF
Peng, CL
PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOL 2, 2004, : 712 - 716
[38] Interconnection generation for system-on-chip design
Winter, Markus
Fettweis, Gerhard
2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 91 - +
[39] Reliability tests for system-on-chip design
Firtat, B
Enoiu, C
Delovsky, G
2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 471 - 474
[40] Configurable and flexible System-on-Chip design
Hu, Hua
Wang, Luke
Xing, Jianguo
DCABES 2006 PROCEEDINGS, VOLS 1 AND 2, 2006, : 1214 - 1218

← 1 2 3 4 5 →