Modeling simultaneous switching noise-induced jitter for system-on-chip phase-locked loops

被引：5

作者：

Chan, Henry H. Y. ^{[1
]}

Zilic, Zeljko ^{[1
]}

机构：

[1] McGill Univ, Montreal, PQ, Canada

来源：

2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2007年

关键词：

phase-locked loop; jitter; switching noise; cyclostationary;

D O I：

10.1109/DAC.2007.375202

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Phase-Locked Loops (PLLs) are versatile modules for synchronization and applications such as high-speed serial interfaces in System-on-Chips (SoCs). Their precisions are critical to proper functioning of the SoCs. Intermodule interference such as simultaneous switching noise (SSN) is time-varying, where the stationary assumption in conventional jitter analysis does not apply. We propose a methodology to compute PLL jitter by investigating the harmonic relations between the PLL system with SSN. This provides statistical analysis over many VCO design parameters, SoC modules and noise barrier configurations. Its accuracy and efficiency are compared against circuit simulations.

引用

页码：430 / +

页数：2

共 50 条

[1] Jitter and phase noise in oscillators and phase-locked loops
Herzel, F
Winkler, W
Borngräber, J
NOISE IN COMMUNICATION, 2004, 5473 : 16 - 26
[2] Modeling and simulation of jitter in phase-locked loops due to substate noise
Kim, JW
Lu, YC
Dutton, RW
BMAS 2005: PROCEEDINGS OF THE 2005 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2005, : 25 - 30
[3] Modeling and simulation of jitter in phase-locked loops
Kundert, K
ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS, 1997, : 359 - 379
[4] On-chip accumulated jitter measurement for phase-locked loops
Li, Chih-Feng
Yang, Shao-Sheng
Chang, Tsin-Yuan
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1184 - 1187
[5] Analysis of jitter in phase-locked loops
Lee, DC
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (11) : 704 - 711
[6] Methodology for on-chip adaptive jitter minimization in phase-locked loops
Mansuri, M
Hadiashar, A
Yang, CKK
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (11) : 870 - 878
[7] DATA DEPENDENT JITTER OF PHASE-LOCKED LOOPS
IHLENBURG, L
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1979, 33 (06): : 258 - 261
[8] Analysis of jitter due to power-supply noise in phase-locked loops
Heydari, P
Pedram, M
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 443 - 446
[9] Noise analysis of phase-locked loops
Mehrotra, A
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2002, 49 (09) : 1309 - 1316
[10] Noise in phase-locked loops [Invited]
Hajimiri, A
2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 1 - 6

← 1 2 3 4 5 →