Modeling simultaneous switching noise-induced jitter for system-on-chip phase-locked loops

被引：5

作者：

Chan, Henry H. Y. ^{[1
]}

Zilic, Zeljko ^{[1
]}

机构：

[1] McGill Univ, Montreal, PQ, Canada

来源：

2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2007年

关键词：

phase-locked loop; jitter; switching noise; cyclostationary;

D O I：

10.1109/DAC.2007.375202

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Phase-Locked Loops (PLLs) are versatile modules for synchronization and applications such as high-speed serial interfaces in System-on-Chips (SoCs). Their precisions are critical to proper functioning of the SoCs. Intermodule interference such as simultaneous switching noise (SSN) is time-varying, where the stationary assumption in conventional jitter analysis does not apply. We propose a methodology to compute PLL jitter by investigating the harmonic relations between the PLL system with SSN. This provides statistical analysis over many VCO design parameters, SoC modules and noise barrier configurations. Its accuracy and efficiency are compared against circuit simulations.

引用

页码：430 / +

页数：2

共 50 条

[21] Computing timing jitter from phase noise spectra for oscillators and phase-locked loops with white and 1/f noise
Demir, Alper
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (09) : 1869 - 1884
[22] Phase-jitter dynamics of digital phase-locked loops: Part II
Teplinsky, A
Feely, O
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2000, 47 (04): : 458 - 473
[23] Compact Modeling of Phase-Locked Loop Frequency Synthesizer for Transient Phase Noise and Jitter Simulation
Liu, Lechang
Pokharel, Ramesh
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (01) : 166 - 170
[24] Low-cost jitter measurement technique for phase-locked loops
Voorakaranam, R
Chatterjee, A
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 956 - 959
[25] Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops
Gao, Xiang
Klumperink, Eric A. M.
Geraedts, Paul F. J.
Nauta, Bram
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (02) : 117 - 121
[26] ANALYSIS OF PHASE-LOCKED LOOPS WITH A LIMITER IN PRESENCE OF NOISE
ZHODZISHSKII, MI
RADIOTEKHNIKA I ELEKTRONIKA, 1973, 18 (04): : 796 - 802
[27] Analyzing the effect of the phase-jitter in the operation of second order phase-locked loops
Piqueira, JRC
Takada, EY
Monteiro, LHA
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (06) : 331 - 335
[28] Phase-jitter dynamics of second-order digital phase-locked loops
Rogers, A
Teplinsky, A
Feely, O
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : B350 - B353
[29] PHASE-LOCKED LOOPS WITH LIMITER PHASE-DETECTORS IN THE PRESENCE OF NOISE
ROSENKRANZ, W
IEEE TRANSACTIONS ON COMMUNICATIONS, 1982, 30 (10) : 2297 - 2304
[30] BIST for measuring clock jitter of charge-pump phase-locked loops
Hsu, Jen-Chien
Su, Chauchin
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (02) : 276 - 285

← 1 2 3 4 5 →