共 50 条
- [41] Switching activity reduction for scan-based BIST using weighted scan input data IEICE ELECTRONICS EXPRESS, 2012, 9 (10): : 874 - 880
- [43] Altering a pseudo-random bit sequence for scan-based BIST INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 167 - 175
- [44] Efficient scan-based BIST using multiple LFSRs and dictionary coding 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 345 - 350
- [45] Low-energy BIST design for scan-based logic circuits 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551
- [46] Structure-Based Methods for Selecting Fault-Detection-Strengthened FF under Multi-Cycle Test with Sequential Observation 2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, : 209 - 214
- [47] Test Point Selection for Multi-Cycle Logic BIST using Multivariate Temporal-Spatial GCNs 8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
- [49] A Method of LFSR Seed Generation for Scan-Based BIST Using Constrained ATPG 2013 SEVENTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS), 2013, : 755 - 759
- [50] A scan matrix design for low power scan-based test 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 224 - 229