Multi-Cycle Test with Partial Observation on Scan-Based BIST Structure

被引:20
|
作者
Sato, Yasuo [1 ]
Yamaguchi, Hisato [1 ]
Matsuzono, Makoto [1 ]
Kajihara, Seiji [1 ]
机构
[1] Kyushu Inst Technol, Dept Comp Sci & Elect, Iizuka, Fukuoka 8208502, Japan
来源
2011 20TH ASIAN TEST SYMPOSIUM (ATS) | 2011年
关键词
BIST; multi-cycle test; multiple observation; partial observation; scan-based BIST;
D O I
10.1109/ATS.2011.34
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field test for reliability is usually performed with small amount of memory resource, and it requires a new technique which might be somewhat different from the conventional manufacturing tests. This paper proposes a novel technique that improves fault coverage or reduces the number of test vectors that is needed for achieving the given fault coverage on scan-based BIST structure. We evaluate a multi-cycle test method that observes the values of partial flip-flops on a chip during capture-mode. The experimental result shows that the partial observation achieves fault coverage improvement with small hardware overhead than the full observation.
引用
收藏
页码:54 / 59
页数:6
相关论文
共 50 条
  • [41] Switching activity reduction for scan-based BIST using weighted scan input data
    Wang, Weizheng
    Kuang, Jishun
    Liu, Peng
    Peng, Xin
    You, Zhiqiang
    IEICE ELECTRONICS EXPRESS, 2012, 9 (10): : 874 - 880
  • [42] Trimodal Scan-Based Test Paradigm
    Mrugalski, Grzegorz
    Rajski, Janusz
    Solecki, Jedrzej
    Tyszer, Jerzy
    Wang, Chen
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1112 - 1125
  • [43] Altering a pseudo-random bit sequence for scan-based BIST
    Touba, NA
    McCluskey, EJ
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 167 - 175
  • [44] Efficient scan-based BIST using multiple LFSRs and dictionary coding
    Balakrishnan, Kedarnath J.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 345 - 350
  • [45] Low-energy BIST design for scan-based logic circuits
    Bhattacharya, BB
    Seth, SC
    Zhang, S
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551
  • [46] Structure-Based Methods for Selecting Fault-Detection-Strengthened FF under Multi-Cycle Test with Sequential Observation
    Wang, Senling
    Al-Awadhi, Hanan T.
    Hamada, Soh
    Higami, Yoshinobu
    Takahashi, Hiroshi
    Iwata, Hiroyuki
    Matsushima, Jun
    2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, : 209 - 214
  • [47] Test Point Selection for Multi-Cycle Logic BIST using Multivariate Temporal-Spatial GCNs
    Wang, Senling
    Wei, Shaoqi
    Okamoto, Hisashi
    Nishikawa, Tatusya
    Kai, Hiroshi
    Higami, Yoshinobu
    Yotsuyanagi, Hiroyuki
    Ma, Ruijun
    Ni, Tianming
    Takahashi, Hiroshi
    Wen, Xiaoqing
    8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
  • [48] Test Chips With Scan-Based Logic Arrays
    Chen, Yu-Hsiang
    Hsu, Chia-Ming
    Lee, Kuen-Jong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (04) : 790 - 802
  • [49] A Method of LFSR Seed Generation for Scan-Based BIST Using Constrained ATPG
    Moriyasu, Takanori
    Ohtake, Satoshi
    2013 SEVENTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS), 2013, : 755 - 759
  • [50] A scan matrix design for low power scan-based test
    Lin, SP
    Lee, CL
    Chen, JE
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 224 - 229