Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition

被引：7

作者：

Chen, CY ^{[1
]}

Chen, LA ^{[1
]}

Cheng, JR ^{[1
]}

机构：

[1] Feng Chia Univ, Dept Informat Engn, Taichung 407, Taiwan

来源：

EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/DSD.2001.952324

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Signed digit (SD) addition is applied to the design of a new floating-point (FLP) multiplication-add fused (MAF) unit. This adoption, together with the proposed two-step normalization method, can reduce the three-word-length addition that is required in the conventional FLP MAF unit to two-word-length addition. Furthermore, the sign reversion of the intermediate mantissa that requires three-word-length carry propagation in the conventional MAF unit is replaced by only single-word sign detection. These two improvements can enhance the speed and cost of the MAF unit significantly. With the use of the SD addition.. the circuit of the unit can be designed in a more regular and simple manner, which is a property that is desired in VLSI design, The proposed FLP MAF unit has been designed and simulated by using Verilog hardware description language, The functions of the designed unit are verified to be correct.

引用

页码：346 / 353

页数：8

共 46 条

[21] Design of an extended floating-point multiply-add-fused unit for exploiting instruction-level parallelism
Li, Zhaolin
Li, Gongqiong
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 17 - 20
[22] Development of a RISC-V-conform fused multiply-add floating-point unit
Kaiser F.
Kosnac S.
Brüning U.
Supercomputing Frontiers and Innovations, 2019, 6 (02) : 64 - 74
[23] Reconfigurable half-precision floating-point real/complex fused multiply and add unit
Nesam, J. Jean Jenifer
Sivanantham, S.
INTERNATIONAL JOURNAL OF MATERIALS & PRODUCT TECHNOLOGY, 2020, 60 (01): : 58 - 72
[24] Implementation of Low Power and Area Efficient Floating-Point Fused Multiply-Add Unit
Dhanabal, R.
Sahoo, Sarat Kumar
Bharathi, V.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFT COMPUTING SYSTEMS, ICSCS 2015, VOL 1, 2016, 397 : 329 - 342
[25] Reconfigurable half-precision floating-point real/complex fused multiply and add unit
Jean Jenifer Nesam J.
Sivanantham S.
International Journal of Materials and Product Technology, 2020, 60 (01) : 58 - 72
[26] Design of an on-line IEEE floating-point addition unit for FPGAs
Krueger, SD
Seidel, PM
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 239 - 246
[27] A Low-Power Dual-Path Floating-Point Fused Add-Subtract Unit
Min, Jae Hong
Sohn, Jongwook
Swartzlander, Earl E., Jr.
2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2012, : 998 - 1002
[28] Scalar fused multiply-add instructions produce floating-point matrix arithmetic provably accurate to the penultimate digit
Nievergelt, Y
ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2003, 29 (01): : 27 - 48
[29] Fast floating-point normalisation unit realised using NOR planes
Han, KN
Han, SW
Yoon, E
ELECTRONICS LETTERS, 2002, 38 (16) : 857 - 858
[30] Implementation and Analysis of Single Precision Floating Point Multiplication using Vedic and Canonic Signed Digit Algorithm
Gowreesrinivas, K. V.
Samundiswary, P.
2018 9TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2018,

← 1 2 3 4 5 →