Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition

被引：7

作者：

Chen, CY ^{[1
]}

Chen, LA ^{[1
]}

Cheng, JR ^{[1
]}

机构：

[1] Feng Chia Univ, Dept Informat Engn, Taichung 407, Taiwan

来源：

EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/DSD.2001.952324

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Signed digit (SD) addition is applied to the design of a new floating-point (FLP) multiplication-add fused (MAF) unit. This adoption, together with the proposed two-step normalization method, can reduce the three-word-length addition that is required in the conventional FLP MAF unit to two-word-length addition. Furthermore, the sign reversion of the intermediate mantissa that requires three-word-length carry propagation in the conventional MAF unit is replaced by only single-word sign detection. These two improvements can enhance the speed and cost of the MAF unit significantly. With the use of the SD addition.. the circuit of the unit can be designed in a more regular and simple manner, which is a property that is desired in VLSI design, The proposed FLP MAF unit has been designed and simulated by using Verilog hardware description language, The functions of the designed unit are verified to be correct.

引用

页码：346 / 353

页数：8

共 46 条

[31] Optical scalable parallel modified signed-digit algorithms for large-scale array addition and multiplication using digit-decomposition-plane representation
Huang, HX
Itoh, M
Yatagai, T
OPTICAL ENGINEERING, 1999, 38 (03) : 432 - 440
[32] Area Efficient and Fast Combined Binary/Decimal Floating Point Fused Multiply Add Unit
Wahba, Ahmed A.
Fahmy, Hossam A. H.
IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (02) : 226 - 239
[33] A Decimal Floating-point Fused Multiply-Add Unit with a Novel Decimal Leading-zero Anticipator
Akkas, Ahmet
Schulte, Michael J.
ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 43 - 50
[34] Multiple-Mode Floating-Point Multiply-Add Fused Unit for Trading Accuracy with Power Consumption
Wu, Kun-Yi
Liang, Chih-Yuan
Yu, Kee-Khuan
Kuang, Shiann-Rong
2013 IEEE/ACIS 12TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS), 2013, : 429 - 435
[35] Three Operand Fused Floating Point Add- Subtract Unit using Redundant Adder
Palsodkar, Prachi
Palsodkar, Prasanna
TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1343 - 1346
[36] Design of Low-Cost High-performance Floating-point Fused Multiply-Add with Reduced Power
Qi, Zichu
Guo, Qi
Zhang, Ge
Li, Xiangku
Hu, Weiwu
23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 206 - 211
[37] Implementation of Single Precision Conventional and Fused Floating Point Add-Sub Unit Using Verilog
Sharma, Aditi
Singh, Sukanya
Sharma, Abhay
2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 169 - 171
[38] Modeling and synthesis of a modified floating point Fused Multiply-Add (FMA) Arithmetic Unit using VHDL and FPGAs
Alghazo, J
Nazeih, B
CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 136 - 142
[39] Ultra-fast all-optical polarization-encoded modified signed-digit addition using terahertz-optical-asymmetric-demultiplexer (TOAD) switches
Alqallaf, A. K.
Hajjiah, A. T.
Cherri, A. K.
OPTIK, 2013, 124 (21): : 4887 - 4891
[40] Low-latency High-throughput Multi-precision Fused Floating-point Division and Square-root Unit Design
Dai, Liangtao
Zhu, Haocheng
Yuan, Binzhe
Yang, Chao
Wang, Yuan
Lou, Xin
2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,

← 1 2 3 4 5 →