Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition

被引：7
|
作者：
Chen, CY [1 ]
Chen, LA [1 ]
Cheng, JR [1 ]
机构：
[1] Feng Chia Univ, Dept Informat Engn, Taichung 407, Taiwan
来源：
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS | 2001年
关键词：
D O I：
10.1109/DSD.2001.952324
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Signed digit (SD) addition is applied to the design of a new floating-point (FLP) multiplication-add fused (MAF) unit. This adoption, together with the proposed two-step normalization method, can reduce the three-word-length addition that is required in the conventional FLP MAF unit to two-word-length addition. Furthermore, the sign reversion of the intermediate mantissa that requires three-word-length carry propagation in the conventional MAF unit is replaced by only single-word sign detection. These two improvements can enhance the speed and cost of the MAF unit significantly. With the use of the SD addition.. the circuit of the unit can be designed in a more regular and simple manner, which is a property that is desired in VLSI design, The proposed FLP MAF unit has been designed and simulated by using Verilog hardware description language, The functions of the designed unit are verified to be correct.
引用
收藏
页码：346 / 353
页数：8
相关论文
共 46 条
  • [1] Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition
    Chen, C
    Chen, LA
    Cheng, JR
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (04): : 113 - 120
  • [2] Signed-digit on-line floating-point arithmetic for FPGAs
    Tangtrakul, A
    Yeung, B
    Cook, TA
    HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 2 - 13
  • [3] Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation
    Kaivani, Amir
    Ko, Seokbum
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (03) : 1208 - 1211
  • [4] Fused Floating-Point Add and Subtract Unit
    Sharma, Jyoti
    Tarun, Pabbisetty
    Satishkumar, Sambangi
    Sivanantham, S.
    PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
  • [5] Floating-point fused multiply-add: Reduced latency for floating-point addition
    Bruguera, JD
    Lang, T
    17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 42 - 51
  • [6] A Floating-Point Fused Add-Subtract Unit
    Saleh, Hani
    Swartzlander, Earl E., Jr.
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 519 - +
  • [7] Using of Redundant Signed-Digit Numeral System for Accelerating and Improving the Accuracy of Computer Floating-Point Calculations
    Otsokov, Sh A.
    Magomedov, Sh G.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2020, 11 (09) : 357 - 363
  • [8] A Decimal Floating-Point Fused-Multiply-Add Unit
    Samy, Rodina
    Fahmy, Hossam A. H.
    Raafat, Ramy
    Mohamed, Amira
    ElDeeb, Tarek
    Farouk, Yasmin
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 529 - 532
  • [9] A high performance carry-save to signed-digit recoder for fused addition-multiplication
    Yeh, WC
    Jen, CW
    2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3259 - 3262
  • [10] Bridge Floating-Point Fused Multiply-Add Design
    Quinnell, Eric
    Swartzlander, Earl E., Jr.
    Lemonds, Carl
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (12) : 1726 - 1730
12345