Vt-Conscious Repeater Insertion in Power-Managed VLSI

被引：0
|
作者：
Zarrabi, Houman [1 ]
Al-Khalili, Asim [1 ]
Savaria, Yvon [2 ]
机构：
[1] Concordia Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada
[2] Ecole Polytech Montreal, Dept Elect Engn, Montreal, PQ, Canada
来源：
2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC) | 2014年
关键词：
Interconnections; Repeater Insertion; Dynamic Power Management; VLSI;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, methods for the design space exploration of interconnection repeaters in deep-sub-micron power-managed VLSI are presented. These methods consider the system supply-voltage as well as the device threshold-voltage, as the design parameters; and guarantee that the designed interconnections are energy-optimal while they meet their performance objectives in all the system operating states. These methods take the output resistance of the repeaters into account, when the system supply-voltage, system operating frequency as well as the device threshold-voltage requirements change. Utilizing the proposed techniques, a multi-cycle 10-mm long bus is designed for some design objectives. HSPICE simulations confirm that the designed bus is energy-optimal, and that it meets its performance targets in all the system operating states.
引用
收藏
页码：99 / 102
页数：4
相关论文
共 50 条
  • [21] Effects of inductance on the propagation delay and repeater insertion in VLSI circuits: A summary
    Ismall, Yehea I.
    Friedman, Eby G.
    IEEE Circuits and Systems Magazine, 2003, 3 (01) : 24 - 28
  • [22] Formal Methods for Coverage Analysis of Architectural Power States in Power-Managed Designs
    Hazra, Aritra
    Dasgupta, Pallab
    Banerjee, Ansuman
    Harer, Kevin
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 585 - 590
  • [23] A Novel Power-Managed Scan Architecture for Test Power and Test Time Reduction
    Devanathan, V. R.
    Ravikumar, C. P.
    Mehrotra, Rajat
    Kamakoti, V.
    JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (01) : 101 - 110
  • [24] Synthesis of power-managed sequential components based on computational kernel extraction
    Benini, L
    De Micheli, G
    Lioy, A
    Macii, E
    Odasso, G
    Poncino, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (09) : 1118 - 1131
  • [25] Hierarchical power management of a system with autonomously power-managed components using reinforcement learning
    Triki, M.
    Wang, Y.
    Ammari, A. C.
    Pedram, M.
    INTEGRATION-THE VLSI JOURNAL, 2015, 48 : 10 - 20
  • [26] Power-managed block level file decryption in wireless network computing
    Gitzenis, Savvas
    Bambos, Nicholas
    2006 4TH INTERNATIONAL SYMPOSIUM ON MODELING AND OPTIMIZATION IN MOBILE, AD HOC AND WIRELESS NETWORKS, VOLS 1 AND 2, 2006, : 308 - +
  • [27] A NEW REPEATER INSERTION TECHNIQUE FOR THE OPTIMIZATION OF GLOBAL INTERCONNECTS IN NANO-VLSI
    Fathi, Davood
    Forouzandeh, Behjat
    NANO, 2009, 4 (06) : 345 - 350
  • [28] Simultaneous analytic area and power optimization for repeater insertion
    Garcea, GS
    van der Meijs, NP
    Onen, RHJM
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 568 - 573
  • [29] Asymmetric Aging: Introduction and Solution for Power-Managed Mixed-Signal SoCs
    Jain, Palkesh
    Cano, Frank
    Pudi, Bapana
    Arvind, N. V.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (03) : 691 - 695
  • [30] Practical repeater insertion for low power: What repeater library do we need?
    Liu, X
    Peng, YT
    Papaefthyrniou, MC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 25 (05) : 917 - 924
12345