Joint Modulo Scheduling and Memory Partitioning with Multi-Bank Memory for High-Level Synthesis

被引：0
|
作者：
Lu, Tianyi [1 ]
Yin, Shouyi [1 ]
Yao, Xianqing [1 ]
Xie, Zhicong [1 ]
Liu, Leibo [1 ]
Wei, Shaojun [1 ]
机构：
[1] Tsinghua Univ, Beijing, Peoples R China
来源：
FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS | 2017年
关键词：
Modulo Scheduling; Memory Partitioning; Multi-bank; HLS;
D O I：
10.1145/3020078.3021778
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：290 / 290
页数：1
相关论文
共 50 条
  • [31] Reducing Memory Constraints in Modulo Scheduling Synthesis for FPGAs
    Ben-Asher, Yosi
    Meisler, Danny
    Rotem, Nadav
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2010, 3 (03)
  • [32] Influence of loop optimizations on energy consumption of multi-bank memory systems
    Kandemir, M
    Kolcu, I
    Kadayif, I
    COMPILER CONSTRUCTION, PROCEEDINGS, 2002, 2304 : 276 - 292
  • [33] Software Programmable Data Allocation in Multi-Bank Memory of SIMD Processors
    Wang, Jian
    Sohl, Joar
    Kraigher, Olof
    Liu, Dake
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 28 - 33
  • [34] ILP method for memory mapping,in high-level synthesis
    Zhou, HF
    Lin, ZH
    Cao, W
    MICROELECTRONICS RELIABILITY, 2003, 43 (07) : 1163 - 1167
  • [35] A Dynamic Memory Allocation Library for High-Level Synthesis
    Giamblanco, Nicholas V.
    Anderson, Jason H.
    2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 314 - 320
  • [36] Elimination of redundant memory traffic in high-level synthesis
    Kolson, DJ
    Nicolau, A
    Dutt, N
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (11) : 1354 - 1364
  • [37] Memory Aware Design Optimisation for High-Level Synthesis
    André Bannwart Perina
    Jürgen Becker
    Vanderlei Bonato
    Journal of Signal Processing Systems, 2024, 96 (11) : 651 - 671
  • [38] Efficient Memory Arbitration in High-Level Synthesis From Multi-Threaded Code
    Cheng, Jianyi
    Fleming, Shane T.
    Chen, Yu Ting
    Anderson, Jason
    Wickerson, John
    Constantinides, George A.
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (04) : 933 - 946
  • [39] A Fully Parallel Content Addressable Memory Design Using Multi-Bank Structure
    Jiang, Shixiong
    Saravanan, Vijayalakshmi
    Yan, Pengzhan
    Sridhar, Ramalingam
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 338 - 343
  • [40] High-speed design for mixed radix FFT algorithm based on multi-bank memory strategy
    Ma, Cuimei
    Wang, Yanfei
    IEICE ELECTRONICS EXPRESS, 2016, 13 (18):
12345