Joint Modulo Scheduling and Memory Partitioning with Multi-Bank Memory for High-Level Synthesis

被引：0
|
作者：
Lu, Tianyi [1 ]
Yin, Shouyi [1 ]
Yao, Xianqing [1 ]
Xie, Zhicong [1 ]
Liu, Leibo [1 ]
Wei, Shaojun [1 ]
机构：
[1] Tsinghua Univ, Beijing, Peoples R China
来源：
FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS | 2017年
关键词：
Modulo Scheduling; Memory Partitioning; Multi-bank; HLS;
D O I：
10.1145/3020078.3021778
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：290 / 290
页数：1
相关论文
共 50 条
  • [41] Automatic data migration for reducing energy consumption in multi-bank memory systems
    De La Luz, V
    Kandemir, M
    Kolcu, I
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 213 - 218
  • [42] Power-aware scheduling of real-time applications onto MPSoC platforms with multi-bank shared memory
    Nogueira, Bruno
    Andrade, Ermeson
    Tavares, Eduardo
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 67 : 93 - 102
  • [43] A Unified Memory Dependency Framework for Speculative High-Level Synthesis
    Gorius, Jean-Michel
    Rokicki, Simon
    Derrien, Steven
    PROCEEDINGS OF THE 33RD ACM SIGPLAN INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, CC 2024, 2024, : 13 - 25
  • [44] An integrated algorithm for memory allocation and assignment in high-level synthesis
    Seo, J
    Kim, T
    Panda, PR
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 608 - 611
  • [45] Memory allocation and mapping in high-level synthesis - An integrated approach
    Seo, J
    Kim, T
    Panda, PR
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 928 - 938
  • [46] Dynamically Scheduled Memory Operations in Static High-Level Synthesis
    Szafarczyk, Robert
    Nabi, Syed Waqar
    Vanderbauwhede, Wim
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 221 - 221
  • [47] Nonvolatile Memory Allocation and Hierarchy Optimization for High-Level Synthesis
    Li, Shuangchen
    Li, Ang
    Liu, Yongpan
    Xie, Yuan
    Yang, Huazhong
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 166 - 171
  • [48] High-Level Synthesis of Memory Systems for Decoupled Data Orchestration
    Usui, Masayuki
    Takamaeda-Yamazaki, Shinya
    APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023, 2023, 14251 : 3 - 18
  • [49] High-level synthesis of distributed logic-memory architectures
    Huang, C
    Ravi, S
    Raghunathan, A
    Jha, NK
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 564 - 571
  • [50] Compiler-Based Performance Evaluation of an SIMD Processor with a Multi-Bank Memory Unit
    Hoseok Chang
    Junho Cho
    Wonyong Sung
    Journal of Signal Processing Systems, 2009, 56 : 249 - 260
12345