Admittance extraction and analysis for through silicon vias near edge and at corner of silicon substrate

被引：0
|
作者：
Liu, Sheng [1 ]
Tang, Wanchun [2 ,3 ]
Huang, Cheng [1 ]
Zhu, Jianping [1 ]
Zhuang, Wei [2 ,3 ]
机构：
[1] Nanjing Univ Sci & Technol, Dept Commun Engn, Nanjing, Jiangsu, Peoples R China
[2] Nanjing Normal Univ, Jiangsu Key Lab Optoelect Technol, Nanjing, Jiangsu, Peoples R China
[3] Jiangsu Ctr Collaborat Innovat Geog Informat Reso, Nanjing, Jiangsu, Peoples R China
来源：
IET MICROWAVES ANTENNAS & PROPAGATION | 2016年 / 10卷 / 12期
关键词：
electric admittance; silicon; method of moments; three-dimensional integrated circuits; elemental semiconductors; integrated circuit design; admittance extraction; admittance analysis; silicon substrate; through silicon vias; method of moment; image method; wave propagation mode; silicon-outer region interfaces; TSV; Si; COMPUTATIONAL ELECTROMAGNETICS CEM; SELECTIVE VALIDATION FSV; CAPACITANCE MATRIX; THROUGH-SILICON; INTERCONNECTS; INTERPOSER; MODELS; TSVS;
D O I：
10.1049/iet-map.2015.0373
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Due to the charge at the interfaces between the silicon substrate and its outer region, the admittance of the through silicon vias (TSVs) near the edge and at the corner of the silicon is different from that of the centre case, which is hardly calculated by conventional empirical formulas. Utilising the method of moment combined with the image method in this study, those admittances can be easily extracted. The difference on the admittance between edge/corner and centre cases is discussed with the frequency and the wave propagation mode. The influence of the distance to the silicon-outer region interfaces and pitches of the TSVs on the admittance are also evaluated and compared in edge and corner cases. The scope of the conventional empirical formulas is also given for the admittance calculation of TSVs in edge/corner case, in order to offer help for the TSVs design.
引用
收藏
页码：1345 / 1351
页数：7
相关论文
共 50 条
  • [41] Application of through Silicon vias on Millimeter-Wave Silicon Based Antenna
    Zhou Dali
    Yang Jiapeng
    Zhou Jun
    Shen Ya
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2017, : 321 - 325
  • [42] Electrical, optical and fluidic through-silicon vias for silicon interposer applications
    Georgia Institute of Technology, 791 Atlantic Drive, Atlanta, GA 30332, United States
    Proc Electron Compon Technol Conf, 2011, (1992-1998):
  • [43] Accurate Depth Control of Through-Silicon Vias by Substrate Integrated Etch Stop Layers
    Wietstruck, M.
    Marschmeyer, S.
    Lisker, M.
    Krueger, A.
    Wolansky, D.
    Kulse, P.
    Goeritz, A.
    Inac, M.
    Voss, T.
    Mai, A.
    Kaynak, M.
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 53 - 60
  • [44] Study of Near-Surface Stresses in Silicon Around Through-Silicon Vias at Elevated Temperatures by Raman Spectroscopy and Simulations
    Zhu, Ye
    Zhang, Jiye
    Li, Hong Yu
    Tan, Chuan Seng
    Xia, Guangrui
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (02) : 142 - 148
  • [45] On the origins of near-surface stresses in silicon around Cu-filled and CNT-filled through silicon vias
    Zhu, Ye
    Ghosh, Kaushik
    Li, Hong Yu
    Lin, Yiheng
    Tan, Chuan Seng
    Xia, Guangrui
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (05)
  • [46] 3-D silicon integration and silicon packaging technology using silicon through-vias
    Knickerbocker, John U.
    Patel, Chirag S.
    Andry, Paul S.
    Tsang, Cornelia K.
    Buchwalter, L. Paivikki
    Sprogis, Edmund J.
    Gan, Hua
    Horton, Raymond R.
    Polastre, Robert J.
    Wright, Steven L.
    Cotte, John A.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) : 1718 - 1725
  • [47] Test Structures for Characterization of Through-Silicon Vias
    Stucchi, Michele
    Perry, Daniel
    Katti, Guruprasad
    Dehaene, Wim
    Velenis, Dimitrios
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2012, 25 (03) : 355 - 364
  • [48] Air-Gap Through-Silicon Vias
    Huang, Cui
    Chen, Qianwen
    Wang, Zheyao
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) : 441 - 443
  • [49] Analytical model for the propagation delay of through silicon vias
    Khalil, DiaaEldin
    Ismail, Yehea
    Khellah, Muhammad
    Karnik, Tanay
    De, Vivek
    ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 553 - +
  • [50] Wetting process of copper filling in through silicon vias
    Zhang, Junhong
    Luo, Wei
    Li, Yi
    Gao, Liming
    Li, Ming
    APPLIED SURFACE SCIENCE, 2015, 359 : 736 - 741
12345