Admittance extraction and analysis for through silicon vias near edge and at corner of silicon substrate

被引：0
|
作者：
Liu, Sheng [1 ]
Tang, Wanchun [2 ,3 ]
Huang, Cheng [1 ]
Zhu, Jianping [1 ]
Zhuang, Wei [2 ,3 ]
机构：
[1] Nanjing Univ Sci & Technol, Dept Commun Engn, Nanjing, Jiangsu, Peoples R China
[2] Nanjing Normal Univ, Jiangsu Key Lab Optoelect Technol, Nanjing, Jiangsu, Peoples R China
[3] Jiangsu Ctr Collaborat Innovat Geog Informat Reso, Nanjing, Jiangsu, Peoples R China
来源：
IET MICROWAVES ANTENNAS & PROPAGATION | 2016年 / 10卷 / 12期
关键词：
electric admittance; silicon; method of moments; three-dimensional integrated circuits; elemental semiconductors; integrated circuit design; admittance extraction; admittance analysis; silicon substrate; through silicon vias; method of moment; image method; wave propagation mode; silicon-outer region interfaces; TSV; Si; COMPUTATIONAL ELECTROMAGNETICS CEM; SELECTIVE VALIDATION FSV; CAPACITANCE MATRIX; THROUGH-SILICON; INTERCONNECTS; INTERPOSER; MODELS; TSVS;
D O I：
10.1049/iet-map.2015.0373
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Due to the charge at the interfaces between the silicon substrate and its outer region, the admittance of the through silicon vias (TSVs) near the edge and at the corner of the silicon is different from that of the centre case, which is hardly calculated by conventional empirical formulas. Utilising the method of moment combined with the image method in this study, those admittances can be easily extracted. The difference on the admittance between edge/corner and centre cases is discussed with the frequency and the wave propagation mode. The influence of the distance to the silicon-outer region interfaces and pitches of the TSVs on the admittance are also evaluated and compared in edge and corner cases. The scope of the conventional empirical formulas is also given for the admittance calculation of TSVs in edge/corner case, in order to offer help for the TSVs design.
引用
收藏
页码：1345 / 1351
页数：7
相关论文
共 50 条
  • [31] On the Futility of Thermal Through-Silicon-Vias
    Chou, Chung-Han
    Tsai, Nien-Yu
    Yu, Hao
    Shi, Yiyu
    Chien, Jui-Hung
    Chang, Shih-Chieh
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [32] Electrical Modeling of Through Silicon and Package Vias
    Bandyopadhyay, Tapobrata
    Chatterjee, Ritwik
    Chung, Daehyun
    Swaminathan, Madhavan
    Tummala, Rao
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 330 - 337
  • [33] Special Section on Through Silicon Vias Foreword
    Kam, Dong Gun
    Kim, Joungho
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02): : 152 - 153
  • [34] Experimental Assessment and Analysis of the Influence of Radiation on Through-silicon Vias
    Zeng, Qinghua
    Chen, Jing
    Jin, Yufeng
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1164 - 1169
  • [35] Analysis and evaluation of noise coupling between through-silicon-vias
    Araga, Yuuki
    Watanabe, Naoya
    Shimamoto, Haruo
    Kikuch, Katsuya
    IEICE ELECTRONICS EXPRESS, 2021, 18 (11):
  • [36] An Analytical Model for Capacitance of Silicon-Insulator-Silicon Through- Silicon- Vias
    Li, Bohao
    Li, An'an
    Xiong, Miao
    Yang, Jianxun
    Chen, Zhiming
    Ding, Yingtao
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 1464 - 1468
  • [37] Design Optimization of Through-Silicon Vias for Substrate-Integrated Waveguides embedded in High-Resistive Silicon Interposer
    Wietstruck, M.
    Marschmeyer, S.
    Wipf, S. Tolunay
    Wipf, C.
    Voss, T.
    Bertrand, M.
    Pistono, E.
    Acri, G.
    Podevin, F.
    Ferrari, P.
    Kaynak, M.
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 195 - 200
  • [38] Micro-Raman spectroscopy and analysis of near-surface stresses in silicon around through-silicon vias for three-dimensional interconnects
    Ryu, Suk-Kyu
    Zhao, Qiu
    Hecker, Michael
    Son, Ho-Young
    Byun, Kwang-Yoo
    Im, Jay
    Ho, Paul S.
    Huang, Rui
    JOURNAL OF APPLIED PHYSICS, 2012, 111 (06)
  • [39] A Rigorous Model for Through-Silicon Vias With Ohmic Contact in Silicon Interposer
    Yang, De-Cao
    Xie, Jianyong
    Swaminathan, Madhavan
    Wei, Xing-Chang
    Li, Er-Ping
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2013, 23 (08) : 385 - 387
  • [40] Electrical, Optical and Fluidic Through-Silicon Vias for Silicon Interposer Applications
    Parekh, Mahavir S.
    Thadesar, Paragkumar A.
    Bakir, Muhannad S.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1992 - 1998
12345