Hardware Implementation of Single Iterated Multiplicative Inverse Square Root

被引:1
|
作者
Luo, Jun [1 ,2 ]
Huang, Qijun [2 ]
Luo, Hongwei [1 ]
Zhi, Yue [1 ]
Wang, Xiaoqiang [1 ]
机构
[1] China Elect Prod Reliabil & Environm Testing Res, 110 Dongguanzhuang Rd, Guangzhou, Guangdong, Peoples R China
[2] Wuhan Univ, Dept Phys & Technol, 16 Luojia Shan, Wuhan, Hubei, Peoples R China
基金
中国国家自然科学基金;
关键词
Digital circuits; fixed-point arithmetic; piecewise linear approximation; hardware; DIVISION;
D O I
10.5755/j01.eie.23.4.18717
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Inverse square root has played an important role in Cholesky decomposition, which devoted to hardware efficient compressed sensing. However, the performance is usually limited by the trade-off between throughput and precision. This paper presents hardware implementation of fixed-point single iterated multiplicative inverse square root. Multiple piecewise linear approximation in softly nonlinear range is used to compute the initial value. Single iterated Newton-Raphson method is employed to obtain high precision. Multiple constants multiplication technique is proposed to achieve high throughput. The combination of these techniques yields high performance in terms of throughput and precision. It obtains more than 70 % of throughput improvement and almost 100 x higher precision over the inverse square root Intellectual Property (IP) from Altera. In addition, Cholesky decomposition has been presented to validate the proposed architecture, which shows that 42 % of throughput improvement is achieved compared with the IP.
引用
收藏
页码:18 / 23
页数:6
相关论文
共 50 条
  • [1] Decimal Square Root: Algorithm and Hardware Implementation
    Adel Hosseiny
    Ghassem Jaberipur
    Circuits, Systems, and Signal Processing, 2016, 35 : 4195 - 4219
  • [2] Decimal Square Root: Algorithm and Hardware Implementation
    Hosseiny, Adel
    Jaberipur, Ghassem
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (12) : 4195 - 4219
  • [3] Realization of Area Efficient QR Factorization Using Unified Division, Square Root, and Inverse Square Root Hardware
    Aslan, Semih
    Oruklu, Erdal
    Saniie, Jafar
    2009 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2009, : 243 - 248
  • [4] Hardware architecture design and mapping of 'Fast Inverse Square Root' algorithm
    Zafar, Saad
    Adapa, Raviteja
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
  • [5] The Distribution of the Inverse Square Root Transformed Error Component of the Multiplicative Time Series Model
    Ajibade, Bright F.
    Nwosu, Chinwe R.
    Mbegbu, J. I.
    JOURNAL OF MODERN APPLIED STATISTICAL METHODS, 2015, 14 (02) : 172 - 200
  • [6] The problem of Inverse Square Law and Inverse Square Root
    Babic, Matej
    ELEKTROTEHNISKI VESTNIK, 2023, 90 (05): : 272 - 276
  • [7] The problem of Inverse Square Law and Inverse Square Root
    Babič, Matej
    Elektrotehniski Vestnik/Electrotechnical Review, 2023, 90 (05): : 272 - 276
  • [8] An Efficient Hardware Implementation for Complex Square Root Calculation Using a PWL Method
    Wang, Yu
    Liang, Xingcheng
    Xu, Weizhe
    Han, Caofan
    Lyu, Fei
    Luo, Yuanyong
    Li, Yun
    ELECTRONICS, 2023, 12 (14)
  • [9] Design and FPGA Implementation of Ternary Hardware IP Core for Square Root Function
    Hassine, Siwar Ben Haj
    Jemai, Mehdi
    Ouni, Bouraoui
    2017 INTERNATIONAL CONFERENCE ON ENGINEERING & MIS (ICEMIS), 2017,
  • [10] Fast Differentiable Matrix Square Root and Inverse Square Root
    Song, Yue
    Sebe, Nicu
    Wang, Wei
    arXiv, 2022,