Automatic Code Converter Enhanced PCH Framework for SoC Trust Verification

被引:15
|
作者
Guo, Xiaolong [1 ]
Dutta, Raj Gautam [2 ]
Mishra, Prabhat [3 ]
Jin, Yier [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
[2] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA
[3] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Formal verification; hardware security; hardware trojan detection; model checking; proof-carrying hardware; theorem proving;
D O I
10.1109/TVLSI.2017.2751615
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wide usage of hardware intellectual property cores from untrusted vendors has raised security concerns for system designers. Existing solutions for functionality testing and verification do not usually consider the presence of malicious logic in hardware. Formal methods provide powerful solutions for detecting malicious behaviors in hardware. However, they suffer from scalability issues and cannot be easily used for large-scale computing systems. To alleviate the scalability challenge, we propose a new integrated formal verification framework to evaluate the trust of system-on-chip (SoC) constructed from untrusted third-party hardware resources. This framework combines an automated model checker with an interactive theorem prover to reduce the time for proving the system-level security properties of SoCs. Another factor contributing to the scalability issue is the effort required for manual conversion of the hardware design from register transfer level (RTL) code to a domain-specific language prior to verification. Consequently, we develop an automatic code converter for translating VHSIC hardware description language (VHDL) to Formal-HDL, which is a domain specific language for representing hardware designs in the language of Coq. To demonstrate the effectiveness of our integrated verification framework and automated code conversion tool, we evaluate a vulnerable program executed on a bare metal LEON3 SPARC V8 processor and prove system security with considerable reduction in verification effort.
引用
收藏
页码:3390 / 3400
页数:11
相关论文
共 50 条
  • [41] Automatic interconnection rectification for SoC design verification based on the port order fault model
    Wang, CY
    Tung, SW
    Jou, JY
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (01) : 104 - 114
  • [42] Procedures to build trust in nonlinear elastoplastic integration algorithm: solution and code verification
    Feng, Yuan
    Zamani, Kaveh
    Yang, Han
    Wang, Hexiang
    Wang, Fangbo
    Jeremic, Boris
    ENGINEERING WITH COMPUTERS, 2020, 36 (04) : 1643 - 1656
  • [43] On automatic-verification pattern generation for SoC with port-order fault model
    Wang, CY
    Tung, SW
    Jou, JY
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (04) : 466 - 479
  • [44] Verification and validation of high integrity software generated by automatic code generators
    Malepati, V
    Li, H
    Pattipati, KR
    Deb, S
    Patterson-Hine, A
    1998 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-5, 1998, : 3004 - 3009
  • [45] VERIFICATION OF NC TOOL PATH AND MANUAL AND AUTOMATIC EDITING OF NC CODE
    KIM, CB
    PARK, S
    YANG, MY
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1995, 33 (03) : 659 - 673
  • [46] VeriBypasser: An automatic image verification code recognition system based on CNN
    Ding, Weihang
    Luo, Yuxin
    Lin, Yifeng
    Yang, Yuer
    Lian, Siwei
    COMPUTER COMMUNICATIONS, 2024, 217 : 246 - 258
  • [47] Automatic functional verification of memory oriented global source code transformations
    Shashidhar, KC
    Bruynooghe, M
    Catthoor, F
    Janssens, G
    EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2003, : 31 - 36
  • [48] Embedded-check: a Code Quality Tool for Automatic Firmware Verification
    Ferrao, Rafael Corsi
    Montagner, Igor dos Santos
    Silva, Mariana
    Zilles, Craig
    Azevedo, Rodolfo
    PROCEEDINGS OF THE 2024 CONFERENCE INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, VOL 1, ITICSE 2024, 2024, : 66 - 72
  • [49] Design and Verification of a Scalable Enhanced High Performance DMA Architecture for Complex SoC
    Zhao, Hualong
    MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY, 2014, 556-562 : 4303 - 4308
  • [50] Post-Silicon Code Coverage Evaluation with Reduced Area Overhead for Functional Verification of SoC
    Karimibiuki, Mehdi
    Balston, Kyle
    Hu, Alan J.
    Ivanov, Andre
    2011 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2011, : 92 - 97