Automatic Code Converter Enhanced PCH Framework for SoC Trust Verification

被引:15
|
作者
Guo, Xiaolong [1 ]
Dutta, Raj Gautam [2 ]
Mishra, Prabhat [3 ]
Jin, Yier [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
[2] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA
[3] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Formal verification; hardware security; hardware trojan detection; model checking; proof-carrying hardware; theorem proving;
D O I
10.1109/TVLSI.2017.2751615
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wide usage of hardware intellectual property cores from untrusted vendors has raised security concerns for system designers. Existing solutions for functionality testing and verification do not usually consider the presence of malicious logic in hardware. Formal methods provide powerful solutions for detecting malicious behaviors in hardware. However, they suffer from scalability issues and cannot be easily used for large-scale computing systems. To alleviate the scalability challenge, we propose a new integrated formal verification framework to evaluate the trust of system-on-chip (SoC) constructed from untrusted third-party hardware resources. This framework combines an automated model checker with an interactive theorem prover to reduce the time for proving the system-level security properties of SoCs. Another factor contributing to the scalability issue is the effort required for manual conversion of the hardware design from register transfer level (RTL) code to a domain-specific language prior to verification. Consequently, we develop an automatic code converter for translating VHSIC hardware description language (VHDL) to Formal-HDL, which is a domain specific language for representing hardware designs in the language of Coq. To demonstrate the effectiveness of our integrated verification framework and automated code conversion tool, we evaluate a vulnerable program executed on a bare metal LEON3 SPARC V8 processor and prove system security with considerable reduction in verification effort.
引用
收藏
页码:3390 / 3400
页数:11
相关论文
共 50 条
  • [21] Scalable SoC Trust Verification using Integrated Theorem Proving and Model Checking
    Guo, Xiaolong
    Dutta, Raj Gautam
    Mishra, Prabhat
    Jin, Yier
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2016, : 124 - 129
  • [22] Automatic Asset Identification for Assertion-Based SoC Security Verification
    Ayalasomayajula, Avinash
    Dipu, Nusrat Farzana
    Tehranipoor, Mark M.
    Farahmandi, Farimah
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (10) : 3264 - 3277
  • [23] Behavioral modeling of a charge pump voltage converter for SoC functional verification purposes
    Ei-Ebiary, Dalia H.
    Dessouky, Mohamed A.
    El-Ghitani, Hassan
    BMAS 2007: PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2007, : 84 - +
  • [24] A general framework for automatic verification of web services
    Goli, Nobul Reddy
    Pathari, Vinod
    2006 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, VOLS 1 AND 2, 2007, : 433 - 436
  • [25] Trust, but Verify! Better Entity Linking through Automatic Verification
    Heinzerling, Benjamin
    Strube, Michael
    Lin, Chin-Yew
    15TH CONFERENCE OF THE EUROPEAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (EACL 2017), VOL 1: LONG PAPERS, 2017, : 828 - 838
  • [26] AKER: A Design and Verification Framework for Safe and Secure SoC Access Control
    Restuccia, Francesco
    Meza, Andres
    Kastner, Ryan
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [27] Synchronous protocol automata: a framework for modelling and verification of SoC communication architectures
    D'silva, V
    Ramesh, S
    Sowmya, A
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01): : 20 - 27
  • [28] The Code Validation Tool (CVT) Automatic verification of a compilation process
    A. Pnueli
    O. Shtrichman
    M. Siegel
    International Journal on Software Tools for Technology Transfer, 1998, 2 (2) : 192 - 201
  • [29] Automatic re-coding of reference code into structured and analyzable SoC models
    Chandraiah, Pramod
    Doemer, Rainer
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 388 - 393
  • [30] Smart frequency-code converter with enhanced survivability
    V. V. Makarov
    Measurement Techniques, 2013, 55 : 1128 - 1130