Automatic Code Converter Enhanced PCH Framework for SoC Trust Verification

被引:15
|
作者
Guo, Xiaolong [1 ]
Dutta, Raj Gautam [2 ]
Mishra, Prabhat [3 ]
Jin, Yier [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
[2] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA
[3] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Formal verification; hardware security; hardware trojan detection; model checking; proof-carrying hardware; theorem proving;
D O I
10.1109/TVLSI.2017.2751615
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wide usage of hardware intellectual property cores from untrusted vendors has raised security concerns for system designers. Existing solutions for functionality testing and verification do not usually consider the presence of malicious logic in hardware. Formal methods provide powerful solutions for detecting malicious behaviors in hardware. However, they suffer from scalability issues and cannot be easily used for large-scale computing systems. To alleviate the scalability challenge, we propose a new integrated formal verification framework to evaluate the trust of system-on-chip (SoC) constructed from untrusted third-party hardware resources. This framework combines an automated model checker with an interactive theorem prover to reduce the time for proving the system-level security properties of SoCs. Another factor contributing to the scalability issue is the effort required for manual conversion of the hardware design from register transfer level (RTL) code to a domain-specific language prior to verification. Consequently, we develop an automatic code converter for translating VHSIC hardware description language (VHDL) to Formal-HDL, which is a domain specific language for representing hardware designs in the language of Coq. To demonstrate the effectiveness of our integrated verification framework and automated code conversion tool, we evaluate a vulnerable program executed on a bare metal LEON3 SPARC V8 processor and prove system security with considerable reduction in verification effort.
引用
收藏
页码:3390 / 3400
页数:11
相关论文
共 50 条
  • [31] Smart frequency-code converter with enhanced survivability
    Makarov, V. V.
    MEASUREMENT TECHNIQUES, 2013, 55 (10) : 1128 - 1130
  • [32] EEG Based Biometric Framework for Automatic Identity Verification
    Ramaswamy Palaniappan
    Danilo P. Mandic
    The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 49 : 243 - 250
  • [33] Verification and Validation Methods for a Trust-by-Design Framework for the IoT
    Ferraris, Davide
    Fernandez-Gago, Carmen
    Lopez, Javier
    DATA AND APPLICATIONS SECURITY AND PRIVACY XXXVI, DBSEC 2022, 2022, 13383 : 183 - 194
  • [34] A Framework for Automatic Schema Mapping Verification Through Reasoning
    Cappellari, Paolo
    Barbosa, Denilson
    Atzeni, Paolo
    2010 IEEE 26TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING WORKSHOPS (ICDE 2010), 2010, : 245 - 250
  • [35] EEG based biometric framework for automatic identity verification
    Palaniappan, Ramaswamy
    Mandic, Danilo P.
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 49 (02): : 243 - 250
  • [36] A Learning-based Framework for Automatic Parameterized Verification
    Li, Yongjian
    Cao, Jialun
    Pang, Jun
    2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 450 - 459
  • [37] Synchronous protocol automata: A framework for. modelling and verification of SoC communication architectures
    D'silva, V
    Ramesh, S
    Sowmya, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 390 - 395
  • [38] An Automatic Software/Hardware Verification Platform Prototype for Reconfigurable Audio Algorithm in Media SoC
    Zheng, Zheng
    Wang, Xinan
    Guo, Zhaoyang
    Zhang, Guoxing
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [39] Procedures to build trust in nonlinear elastoplastic integration algorithm: solution and code verification
    Yuan Feng
    Kaveh Zamani
    Han Yang
    Hexiang Wang
    Fangbo Wang
    Boris Jeremić
    Engineering with Computers, 2020, 36 : 1643 - 1656
  • [40] Semi-Automatic Validation and Verification Framework for CV&AI-Enhanced Railway Signaling and Landmark Detector
    Labayen, Mikel
    Mendialdua, Xabier
    Aginako, Naiara
    Sierra, Basilio
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2023, 72