Automatic Code Converter Enhanced PCH Framework for SoC Trust Verification

被引:15
|
作者
Guo, Xiaolong [1 ]
Dutta, Raj Gautam [2 ]
Mishra, Prabhat [3 ]
Jin, Yier [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
[2] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA
[3] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Formal verification; hardware security; hardware trojan detection; model checking; proof-carrying hardware; theorem proving;
D O I
10.1109/TVLSI.2017.2751615
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wide usage of hardware intellectual property cores from untrusted vendors has raised security concerns for system designers. Existing solutions for functionality testing and verification do not usually consider the presence of malicious logic in hardware. Formal methods provide powerful solutions for detecting malicious behaviors in hardware. However, they suffer from scalability issues and cannot be easily used for large-scale computing systems. To alleviate the scalability challenge, we propose a new integrated formal verification framework to evaluate the trust of system-on-chip (SoC) constructed from untrusted third-party hardware resources. This framework combines an automated model checker with an interactive theorem prover to reduce the time for proving the system-level security properties of SoCs. Another factor contributing to the scalability issue is the effort required for manual conversion of the hardware design from register transfer level (RTL) code to a domain-specific language prior to verification. Consequently, we develop an automatic code converter for translating VHSIC hardware description language (VHDL) to Formal-HDL, which is a domain specific language for representing hardware designs in the language of Coq. To demonstrate the effectiveness of our integrated verification framework and automated code conversion tool, we evaluate a vulnerable program executed on a bare metal LEON3 SPARC V8 processor and prove system security with considerable reduction in verification effort.
引用
收藏
页码:3390 / 3400
页数:11
相关论文
共 50 条
  • [1] Automatic RTL-to-Formal Code Converter for IP Security Formal Verification
    Guo, Xiaolong
    Dutta, Raj Gautam
    Mishrat, Prabhat
    Jin, Yier
    2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 35 - 38
  • [2] PCH Framework for IP Runtime Security Verification
    Guo, Xiaolong
    Dutta, Raj Gautam
    He, Jiaji
    Jin, Yier
    PROCEEDINGS OF THE 2017 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2017, : 79 - 84
  • [3] AUTOMATIC ZIP CODE VERIFICATION
    JOHNSTON, JM
    JOHNSTON, WD
    INTERFACE AGE, 1983, 8 (01): : 118 - &
  • [4] Automatic verification of annotated code
    Peled, D
    Qu, HY
    FORMAL TECHNIQUES FOR NETWORKED AND DISTRIBUTED SYSTEMS - FORTE 2003, 2003, 2767 : 127 - 143
  • [5] Code Mutation in Verification and Automatic Code Correction
    Katz, Gal
    Peled, Doron
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PROCEEDINGS, 2010, 6015 : 435 - 450
  • [6] An Automatic SoC Design Methodology for Integration and Verification
    Ma, De
    Huang, Kai
    Xiu, SiWen
    Yan, Xiaolang
    Feng, Jiong
    Zeng, JianLin
    Ge, Haitong
    MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 2222 - 2230
  • [7] Formal verification ofan SoC platform protocol converter
    Ben Hassen, J
    Tahar, S
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 313 - 316
  • [8] Automatic verification of object code against source code
    Subramanian, S
    Cook, JV
    COMPASS '96 - PROCEEDINGS OF THE ELEVENTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY, PROCESS SECURITY, 1996, : 46 - 55
  • [9] Automatic kernel code synthesis and verification
    Zhang, Qiang
    Qiao, Jianzhong
    Meng, Qingyang
    Chen, Yu
    COMPUTERS & SECURITY, 2020, 91
  • [10] Towards Automatic Property Generation for SoC Security Verification
    Wang, Xingxin
    Tang, Shibo
    Hu, Wei
    Proceedings - International SoC Design Conference 2022, ISOCC 2022, 2022, : 209 - 210