An embedded 170-mW 10-bit 50-MS/s CMOS ADC in 1-mm2

被引：0
|
作者：
Bult, K [1 ]
Buchwald, A [1 ]
机构：
[1] Broadcom Corp, Irvine, CA USA
来源：
ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS | 1997年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A distributed-gain preamplifier uses averaging to improve resolution by 4-bits in DNL, and 2-bits in INL in a flash ADC. Fabricated in a 0.5-mu m, triple-metal, single-poly CMOS process, the circuit measures 1.4-mm x 1.4-mm including a bandgap and a S&H, while the ADC itself occupies 1-mm(2). At a conversion rate of 50-MS/s the untrimmed ADC dissipates 170-mW and exhibits 54-dB S/ (N+D) with a 12-MHz 90% full-scale input.
引用
收藏
页码：49 / 63
页数：15
相关论文
共 50 条
  • [41] A 10-bit 50-MS/s sample-and-hold circuit with low distortion sampling switches
    朱旭斌
    倪卫宁
    石寅
    半导体学报, 2009, 30 (05) : 109 - 112
  • [42] A 10-Bit 800-MHz 19-mW CMOS ADC
    Chiang, Shiuh-Hua Wood
    Sun, Hyuk
    Razavi, Behzad
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (04) : 935 - 949
  • [43] Noise and Non-Linearity Analysis of a Charge-Injection-Cell-Based 10-bit 50-MS/s SAR-ADC
    Runge, Marcel
    Schmock, Dario
    Gerfers, Friedel
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1025 - 1028
  • [44] A 1.8-V 22-mW 10-bit 30-MS/s subsampling pipelined CMOS ADC
    Li, Jian
    Zeng, Xiaoyang
    Xie, Lei
    Chen, Jun
    Zhang, Jianyun
    Guo, Yawei
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 513 - 516
  • [45] A Low-Power 10-bit 50-MS/s SAR ADC Using a Parasitic-Compensated Split-Capacitor DAC
    Guo, Wei
    Mirabbasi, Shahriar
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1275 - 1278
  • [46] A 5-mW 0.26-mm2 10-bit 20-MS/s pipelined CMOS ADC with multi-stage amplifier sharing technique
    Jeon, Young-Deuk
    Lee, Seung-Chul
    Kim, Kwi-Dong
    Kwon, Jong-Kee
    Kim, Jongdae
    Park, Dongsoo
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 544 - +
  • [47] A 12-bit 50-MS/s 3.3-mW SAR ADC with Background Digital Calibration
    Liu, Wenbo
    Huang, Pingli
    Chiu, Yun
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [48] A 5-mW 0.26-mm2 10-bit 20-MS/s pipelined CMOS ADC with multi-stage amplifier sharing technique
    Jeon, Young-Deuk
    Lee, Seung-Chul
    Kim, Kwi-Dong
    Kwon, Jong-Kee
    Kim, Jongdae
    Park, Dongsoo
    ESSCIRC Proc. Eur. Solid State Circuits Conf., 1600, (544-547):
  • [49] Design and Implementation of an 11-bit 50-MS/s Split SAR ADC in 65 nm CMOS
    Anh Trong Huynh
    Hoa Thai Duong
    Hoang Viet Le
    Skafidas, Efstratios
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 305 - 308
  • [50] A 10-bit 100MS/s pipelined ADC in 0.18μm CMOS technology
    Lee, Hwei-Yu
    Liu, Shen-Luan
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 3 - +
12345