An embedded 170-mW 10-bit 50-MS/s CMOS ADC in 1-mm2

被引：0
|
作者：
Bult, K [1 ]
Buchwald, A [1 ]
机构：
[1] Broadcom Corp, Irvine, CA USA
来源：
ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS | 1997年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A distributed-gain preamplifier uses averaging to improve resolution by 4-bits in DNL, and 2-bits in INL in a flash ADC. Fabricated in a 0.5-mu m, triple-metal, single-poly CMOS process, the circuit measures 1.4-mm x 1.4-mm including a bandgap and a S&H, while the ADC itself occupies 1-mm(2). At a conversion rate of 50-MS/s the untrimmed ADC dissipates 170-mW and exhibits 54-dB S/ (N+D) with a 12-MHz 90% full-scale input.
引用
收藏
页码：49 / 63
页数：15
相关论文
共 50 条
  • [31] Systematic Design of 10-bit 50MS/s Pipelined ADC
    Zhu, Kehan
    Balagopal, Sakkarapani
    Saxena, Vishal
    2013 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES (WMED), 2013, : 17 - 20
  • [32] Design of a Reference Voltage Buffer for a 10-bit 50 MS/s SAR ADC in 65 nm CMOS
    Harikumar, Prakash
    Wikner, J. Jacob
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 249 - 252
  • [33] A 10-bit 100-MS/s 5.23-mW SAR ADC in 0.18-μm CMOS
    Ma, Rui
    Wang, Lisha
    Li, Dengquan
    Ding, Ruixue
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2018, 78 : 63 - 72
  • [34] A 10-bit 500-MS/s 124-mW subranging folding ADC in 0.13 μm CMOS
    Chen, Cheng
    Yuan, Jiren
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1709 - 1712
  • [35] A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS Process
    Yang, Wenzha
    Zhang, Yi
    Dai, Enwen
    Feng, ZhiLin
    Li, Wei
    2016 IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS WIRELESS BROADBAND (ICUWB2016), 2016,
  • [36] A CMOS 5.37-mW 10-Bit 200-MS/s Dual-Path Pipelined ADC
    Chai, Yun
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) : 2905 - 2915
  • [37] A 1.2V 10-bit 5 MS/s CMOS Cyclic ADC
    Lu, Chi-Chang
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1986 - 1989
  • [38] A 0.02-mm 9-Bit 50-MS/s Cyclic ADC in 90-nm Digital CMOS Technology
    Huang, Yen-Chuan
    Lee, Tai-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (03) : 610 - 619
  • [39] A 10-bit 50 MS/s SAR ADC in 65 nm CMOS with on-chip reference voltage buffer
    Harikumar, Prakash
    Wikner, J. Jacob
    INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 28 - 38
  • [40] A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC
    Min, BM
    Kim, P
    Bowman, FW
    Boisvert, DM
    Aude, AJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2031 - 2039
12345