An embedded 170-mW 10-bit 50-MS/s CMOS ADC in 1-mm2

被引：0
|
作者：
Bult, K [1 ]
Buchwald, A [1 ]
机构：
[1] Broadcom Corp, Irvine, CA USA
来源：
ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS | 1997年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A distributed-gain preamplifier uses averaging to improve resolution by 4-bits in DNL, and 2-bits in INL in a flash ADC. Fabricated in a 0.5-mu m, triple-metal, single-poly CMOS process, the circuit measures 1.4-mm x 1.4-mm including a bandgap and a S&H, while the ADC itself occupies 1-mm(2). At a conversion rate of 50-MS/s the untrimmed ADC dissipates 170-mW and exhibits 54-dB S/ (N+D) with a 12-MHz 90% full-scale input.
引用
收藏
页码：49 / 63
页数：15
相关论文
共 50 条
  • [21] A 170mW 10b 50MSample/s CMOS ADC in 1mm(2)
    Bull, K
    Buchwald, A
    Laskowski, J
    1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 136 - 137
  • [22] A 10-bit, 50-MS/s Cyclic and SAR Combined Two-stage ADC with Gain Error Calibration
    Park, Cheonwi
    Lee, Byung-geun
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (06) : 585 - 593
  • [23] A 10-bit 100-MS/s 50mW CMOS A/D converter
    Tao, Z
    Keramat, M
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 121 - 124
  • [24] A 10-bit 50-MS/s SAR ADC with Techniques for Relaxing the Requirement on Driving Capability of Reference Voltage Buffers
    Wan, Shao-Hua
    Kuo, Che-Hsun
    Chang, Soon-Jyh
    Huang, Guan-Ying
    Huang, Chun-Po
    Ren, Goh Jih
    Chiou, Kai-Tzeng
    Ho, Cheng-Hsun
    PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 293 - 296
  • [25] A 10-bit 50-MS/s reference-free low power SAR ADC in 0.18-mu m SOI CMOS technology
    Ning, Qiao
    Zhang Guoquan
    Bo, Yang
    Liu Zhongli
    Fang, Yu
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (09)
  • [26] 23-mW 50-MS/s 10-bit Pipeline A/D Converter with Nonlinear LMS Foreground Calibration
    Oshima, Takashi
    Takahashi, Tomomi
    Yamawaki, Taizo
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 960 - 963
  • [27] A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC
    Chung, Yung-Hui
    Wu, Jieh-Tsorng
    2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 137 - 140
  • [28] A 1.5-V 3-mW 10-bit 50-Ms/s CMOS DAC with low distortion and low intermodulation in standard digital CMOS process
    Tan, NX
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 599 - 602
  • [29] A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC
    Chung, Yung-Hui
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (11) : 2217 - 2226
  • [30] A 10-bit 50-MSPS pipelined CMOS ADC
    Hashim, Mohamad-Faizal
    Yusoff, Yuzman
    Ahmad, Mohd. Rais
    2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 459 - +
12345