Snapback circuit model for cascoded NMOS ESD over-voltage protection structures

被引：6

作者：

Vassilev, V ^{[1
]}

Lorenzini, M ^{[1
]}

Jansen, P ^{[1
]}

Vashchenko, V ^{[1
]}

Yang, JJ ^{[1
]}

Concannon, A ^{[1
]}

Archer, D ^{[1
]}

Groeseneken, G ^{[1
]}

Natarajan, MI ^{[1
]}

Terbeek, M ^{[1
]}

Thijs, S ^{[1
]}

Choi, BJ ^{[1
]}

Steyaert, M ^{[1
]}

Maes, HE ^{[1
]}

机构：

[1] IMEC, B-3001 Louvain, Belgium

来源：

ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2003年

关键词：

D O I：

10.1109/ESSDERC.2003.1256938

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper presents an equivalent circuit snapback model for the ESD domain operation of merged cascoded NMOS devices. The model reflects the specific breakdown operation of the structure at different gate bias conditions. An example for optimisation of the ESD behaviour of an output driver, utilising this protection device, is presented.

引用

页码：561 / 564

页数：4

共 50 条

[31] Experimental demonstration of an anode voltage sensor for high voltage IGBT over-voltage protection
Caramel, C.
Flores, D.
Hidalgo, S.
Legal, J.
Austin, P.
Imbernon, E.
Rebollo, J.
Sanchez, J. L.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2010, 25 (11)
[32] Analysis of field circuit combination of GIS switching over-voltage
Liu, Shoubao
Xiong, Zhonghao
Zhang, HaiKu
Li, Xin
Yang, Jian
2020 5TH ASIA CONFERENCE ON POWER AND ELECTRICAL ENGINEERING (ACPEE 2020), 2020, : 2204 - 2208
[33] The Effect of Over-Voltage Protection by Shunt Capacitance and Its Optimization
Cui, Peng
PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON EDUCATION, MANAGEMENT, INFORMATION AND MECHANICAL ENGINEERING (EMIM 2017), 2017, 76 : 1312 - 1315
[34] Radioactive resistance of elements for over-voltage protection of low-voltage systems
Osmokrovic, P
Stojanovic, M
Loncar, B
Kartalovic, N
Krivokapic, I
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1998, 140 (1-2): : 143 - 151
[35] A matrix converter without diode clamped over-voltage protection
Mahlein, J
Braun, M
IPEMC 2000: THIRD INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, PROCEEDINGS, 2000, : 817 - 822
[36] Design Optimization of Stacked-NMOS ESD Protection for Mixed-Voltage Application
Hwang, Kyongjin
Yang, Ting
Zeng, Jie
Ajay
Zhang, Guowei
Chen, Tupei
2024 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS, IPFA 2024, 2024,
[37] Implementation of protection circuit for over voltage and under voltage protection
Thentral, T. M. Thamizh
Palanisamy, R.
Usha, S.
Geetha, A.
Reagan, Anetor
Ramanathan, T. R. B.
MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 2460 - 2464
[38] Research on Commutating Over-Voltage Protection for High Power Converter
Zha, Fengwei
Song, Zhiquan
Pu, Peng
Dong, Lin
Wang, Min
EPE JOURNAL, 2014, 24 (02) : 6 - 11
[39] Equivalent circuit model of ESD protection devices
Anzai, H
Tosaka, Y
Suzuki, K
Nomura, T
Satoh, S
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 119 - 127
[40] Temperature stability of components for over-voltage protection of low-voltage systems
Loncar, B
Osmokrovic, P
Stankovic, S
Filipovic, D
PPPS-2001: PULSED POWER PLASMA SCIENCE 2001, VOLS I AND II, DIGEST OF TECHNICAL PAPERS, 2001, : 1774 - 1777

← 1 2 3 4 5 →