Snapback circuit model for cascoded NMOS ESD over-voltage protection structures

被引：6

作者：

Vassilev, V ^{[1
]}

Lorenzini, M ^{[1
]}

Jansen, P ^{[1
]}

Vashchenko, V ^{[1
]}

Yang, JJ ^{[1
]}

Concannon, A ^{[1
]}

Archer, D ^{[1
]}

Groeseneken, G ^{[1
]}

Natarajan, MI ^{[1
]}

Terbeek, M ^{[1
]}

Thijs, S ^{[1
]}

Choi, BJ ^{[1
]}

Steyaert, M ^{[1
]}

Maes, HE ^{[1
]}

机构：

[1] IMEC, B-3001 Louvain, Belgium

来源：

ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2003年

关键词：

D O I：

10.1109/ESSDERC.2003.1256938

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper presents an equivalent circuit snapback model for the ESD domain operation of merged cascoded NMOS devices. The model reflects the specific breakdown operation of the structure at different gate bias conditions. An example for optimisation of the ESD behaviour of an output driver, utilising this protection device, is presented.

引用

页码：561 / 564

页数：4

共 50 条

[1] Increasing the ESD protection capability of over-voltage NMOS structures by comb-ballasting region design
Vashchenko, VA
Concannon, A
ter Beek, M
Hopper, P
41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 261 - 268
[2] Physical limitation of the cascoded snapback NMOS ESD protection capability due to the non-uniform turn-off
Vashchenko, VA
Concannon, A
ter Beek, M
Hopper, P
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (02) : 281 - 291
[3] ESD circuit model based protection network optimisation for extended-voltage NMOS drivers
Vassilev, V
Vashchenko, V
Jansen, P
Groeseneken, G
Terbeek, M
MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1430 - 1435
[4] An on-chip NMOS ESD protection circuit with low trigger voltage and high ESD robustness
Chen, Di-Ping
Liu, Xing
He, Long
Chen, Si-Yuan
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2 (115-118):
[5] Integrated monolithic over-voltage protection circuit with adjustable threshold voltage
Alkayal, MF
Crebier, JC
CONFERENCE RECORD OF THE 2004 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-4: COVERING THEORY TO PRACTICE, 2004, : 1903 - 1909
[6] TRANSIENT SURGE VOLTAGE SUPPRESSORS AND THEIR PERFORMANCE IN CIRCUIT OVER-VOLTAGE PROTECTION
Obreja, Vasile V. N.
CAS: 2008 INTERNATIONAL SEMICONDUCTOR CONFERENCE, PROCEEDINGS, 2008, : 321 - 324
[7] A compact over-voltage protection circuit for HBT power amplifiers
Ma, Yintat
Zhang, Haitao
Li, G. P.
2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, : 1676 - +
[8] A design model of gate-coupling NMOS ESD protection circuit
Yuan, W
Song, J
Chen, ZJ
Zhang, GG
Ji, LJ
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 856 - 859
[9] THE EFFECTS OF INTERCONNECT PROCESS AND SNAPBACK VOLTAGE ON THE ESD FAILURE THRESHOLD OF NMOS TRANSISTORS
CHEN, KL
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2140 - 2150
[10] High holding voltage cascoded LVTSCR structures for 5.5-V tolerant ESD protection clamps
Vashchenko, VA
Concannon, A
ter Beek, M
Hopper, P
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (02) : 273 - 280

← 1 2 3 4 5 →