In-Memory Area-Efficient Signal Streaming Processor Design for Binary Neural Networks

被引:0
|
作者
Ando, Kota [1 ]
Ueyoshi, Kodai [1 ]
Hirose, Kazutoshi [1 ]
Orimo, Kentaro [1 ]
Takamaeda-Yamazaki, Shinya [1 ]
Ikebe, Masayuki [1 ]
Asai, Tetsuya [1 ]
Motomura, Masato [1 ]
Yonekawa, Haruyoshi [2 ]
Sato, Shimpei [2 ]
Nakahara, Hiroki [2 ]
机构
[1] Hokkaido Univ, Sapporo, Hokkaido, Japan
[2] Tokyo Inst Technol, Tokyo, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The expanding use of deep learning algorithms causes the demands for accelerating neural network (NN) signal processing. For the NN processing, in-memory computation is desired, in which expensive data transfer can be eliminated. In reflection of recently proposed binary neural networks (BNNs), which can reduce the computation resource and area requirements, we designed an in-memory BNN signal processor that densely stores binary weights in on-chip memories and can scale linearly with serial-parallel-serial signal stream. It achieved 3 and 71 times better per-power and per-area performance than an existing in-memory neuromorphic processor.
引用
收藏
页码:116 / 119
页数:4
相关论文
共 50 条
  • [41] Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array
    Kim, Jinseok
    Koo, Jongeun
    Kim, Taesu
    Kim, Yulhwa
    Kim, Hyungjun
    Yoo, Seunghyun
    Kim, Jae-Joon
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C118 - C119
  • [42] Single RRAM Cell-based In-Memory Accelerator Architecture for Binary Neural Networks
    Oh, Hyunmyung
    Kim, Hyungjun
    Kang, Nameun
    Kim, Yulhwa
    Park, Jihoon
    Kim, Jae-Joon
    2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [43] Area Efficient Pattern Representation of Binary Neural Networks on RRAM
    Wang, Feng
    Luo, Guo-Jie
    Sun, Guang-Yu
    Wang, Yu-Hao
    Niu, Di-Min
    Zheng, Hong-Zhong
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2021, 36 (05) : 1155 - 1166
  • [44] Area Efficient Pattern Representation of Binary Neural Networks on RRAM
    Feng Wang
    Guo-Jie Luo
    Guang-Yu Sun
    Yu-Hao Wang
    Di-Min Niu
    Hong-Zhong Zheng
    Journal of Computer Science and Technology, 2021, 36 : 1155 - 1166
  • [45] Area-efficient multipliers for digital signal processing applications
    Kidambi, SS
    ElGuibaly, F
    Antoniou, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (02): : 90 - 95
  • [46] SIMBA: A Skyrmionic In-Memory Binary Neural Network Accelerator
    Miriyala, Venkata Pavan Kumar
    Vishwanath, Kale Rahul
    Fong, Xuanyao
    IEEE TRANSACTIONS ON MAGNETICS, 2020, 56 (11)
  • [47] An energy and area-efficient spike frequency adaptable LIF neuron for spiking neural networks
    Mushtaq, Umayia
    Akram, Md. Waseem
    Prasad, Dinesh
    Islam, Aminul
    COMPUTERS & ELECTRICAL ENGINEERING, 2024, 119
  • [48] Area-efficient multipliers for digital signal processing applications
    Analog Devices Inc, Wilmington, United States
    IEEE Trans Circuits Syst II Analog Digital Signal Process, 2 (90-95):
  • [49] HIGH-SPEED AREA-EFFICIENT INNER-PRODUCT PROCESSOR
    TAWFIK, A
    ELGUIBALY, F
    FAHMI, M
    ABDELRAHEEM, E
    AGATHOKLIS, P
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 1994, 19 (04): : 187 - 191
  • [50] An In-Memory VLSI Architecture for Convolutional Neural Networks
    Kang, Mingu
    Lim, Sungmin
    Gonugondla, Sujan
    Shanbhag, Naresh R.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 8 (03) : 494 - 505