共 50 条
- [41] Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array 2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C118 - C119
- [42] Single RRAM Cell-based In-Memory Accelerator Architecture for Binary Neural Networks 2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
- [44] Area Efficient Pattern Representation of Binary Neural Networks on RRAM Journal of Computer Science and Technology, 2021, 36 : 1155 - 1166
- [45] Area-efficient multipliers for digital signal processing applications IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (02): : 90 - 95
- [48] Area-efficient multipliers for digital signal processing applications IEEE Trans Circuits Syst II Analog Digital Signal Process, 2 (90-95):
- [49] HIGH-SPEED AREA-EFFICIENT INNER-PRODUCT PROCESSOR CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 1994, 19 (04): : 187 - 191