In-Memory Area-Efficient Signal Streaming Processor Design for Binary Neural Networks

被引:0
|
作者
Ando, Kota [1 ]
Ueyoshi, Kodai [1 ]
Hirose, Kazutoshi [1 ]
Orimo, Kentaro [1 ]
Takamaeda-Yamazaki, Shinya [1 ]
Ikebe, Masayuki [1 ]
Asai, Tetsuya [1 ]
Motomura, Masato [1 ]
Yonekawa, Haruyoshi [2 ]
Sato, Shimpei [2 ]
Nakahara, Hiroki [2 ]
机构
[1] Hokkaido Univ, Sapporo, Hokkaido, Japan
[2] Tokyo Inst Technol, Tokyo, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The expanding use of deep learning algorithms causes the demands for accelerating neural network (NN) signal processing. For the NN processing, in-memory computation is desired, in which expensive data transfer can be eliminated. In reflection of recently proposed binary neural networks (BNNs), which can reduce the computation resource and area requirements, we designed an in-memory BNN signal processor that densely stores binary weights in on-chip memories and can scale linearly with serial-parallel-serial signal stream. It achieved 3 and 71 times better per-power and per-area performance than an existing in-memory neuromorphic processor.
引用
收藏
页码:116 / 119
页数:4
相关论文
共 50 条
  • [31] Design process of an area-efficient photobioreactor
    Zijffers, Jan-Willem F.
    Janssen, Marcel
    Tramper, Johannes
    Wijffels, Rene H.
    MARINE BIOTECHNOLOGY, 2008, 10 (04) : 404 - 415
  • [32] Area-Efficient and Power-Efficient Binary to BCD Converters
    Rangisetti, Rathan
    Joshi, Ashish
    Nikoubin, Tooraj
    2015 6TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2015, : 355 - 361
  • [33] An area-efficient FFT processor for the OFDMA transceiver communication system
    Nirmala, N.
    Sumathi, S.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (14):
  • [34] Towards Area-Efficient Optical Neural Networks: An FFT-based Architecture
    Gu, Jiaqi
    Zhao, Zheng
    Feng, Chenghao
    Liu, Mingjie
    Chen, Ray T.
    Pan, David Z.
    2020 25TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2020, 2020, : 476 - 481
  • [35] Area-Efficient Parallel Reconfigurable Stream Processor for Symmetric Cryptograph
    Zhu, Yufei
    Xing, Zuocheng
    Xue, Jinhui
    Li, Zerun
    Hu, Yifan
    Zhang, Yang
    Li, Yongzhong
    IEEE ACCESS, 2021, 9 : 28377 - 28392
  • [36] Design of an Area-Efficient Computing in Memory Platform Based on STT-MRAM
    Wang, Chao
    Wang, Zhaohao
    Wang, Gefei
    Zhang, Youguang
    Zhao, Weisheng
    IEEE TRANSACTIONS ON MAGNETICS, 2021, 57 (02)
  • [37] An Area-efficient Memory-based Architecture for P4-programmable Streaming Parsers in FPGAs
    Mashreghi-Moghadam, Parisa
    Ould-Bachir, Tarek
    Savaria, Yvon
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [38] Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks
    Yin, Shihui
    Jiang, Zhewei
    Kim, Minkyu
    Gupta, Tushar
    Seok, Mingoo
    Seo, Jae-Sun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (01) : 48 - 61
  • [39] NAND-Net: Minimizing Computational Complexity of In-Memory Processing for Binary Neural Networks
    Kim, Hyeonuk
    Sim, Jaehyeong
    Choi, Yeongjae
    Kim, Lee-Sup
    2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2019, : 661 - 673
  • [40] Area-Efficient Parallel-Prefix Binary Comparator
    Panda, Amit Kumar
    Palisetty, Rakesh
    Ray, Kailash Chandra
    2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 12 - 16