共 50 条
- [22] An area-efficient design for programmable memory Built-In Self Test 2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 17 - 20
- [23] Design of a High-Throughput and Area-Efficient Ultra-Long FFT Processor 2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
- [26] Memory Efficient Binary Convolutional Neural Networks on Microcontrollers 2022 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING & COMMUNICATIONS (IEEE EDGE 2022), 2022, : 169 - 177
- [28] STT-MRAM Architecture with Parallel Accumulator for In-Memory Binary Neural Networks 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,