In-Memory Area-Efficient Signal Streaming Processor Design for Binary Neural Networks

被引:0
|
作者
Ando, Kota [1 ]
Ueyoshi, Kodai [1 ]
Hirose, Kazutoshi [1 ]
Orimo, Kentaro [1 ]
Takamaeda-Yamazaki, Shinya [1 ]
Ikebe, Masayuki [1 ]
Asai, Tetsuya [1 ]
Motomura, Masato [1 ]
Yonekawa, Haruyoshi [2 ]
Sato, Shimpei [2 ]
Nakahara, Hiroki [2 ]
机构
[1] Hokkaido Univ, Sapporo, Hokkaido, Japan
[2] Tokyo Inst Technol, Tokyo, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The expanding use of deep learning algorithms causes the demands for accelerating neural network (NN) signal processing. For the NN processing, in-memory computation is desired, in which expensive data transfer can be eliminated. In reflection of recently proposed binary neural networks (BNNs), which can reduce the computation resource and area requirements, we designed an in-memory BNN signal processor that densely stores binary weights in on-chip memories and can scale linearly with serial-parallel-serial signal stream. It achieved 3 and 71 times better per-power and per-area performance than an existing in-memory neuromorphic processor.
引用
收藏
页码:116 / 119
页数:4
相关论文
共 50 条
  • [21] Area-efficient memristor spiking neural networks and supervised learning method
    Errui ZHOU
    Liang FANG
    Rulin LIU
    Zhensen TANG
    ScienceChina(InformationSciences), 2019, 62 (09) : 196 - 198
  • [22] An area-efficient design for programmable memory Built-In Self Test
    Lin, Chung-Fu
    Chang, Yeong-Jar
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 17 - 20
  • [23] Design of a High-Throughput and Area-Efficient Ultra-Long FFT Processor
    Lin, Hong-Ke
    Lin, Pin-Han
    Liu, Chih-Wei
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [24] An Efficient Design for Area-Efficient Truncated Adaptive Booth Multiplier for Signal Processing Applications
    Radhakrishnan, S.
    Karn, Rakesh Kumar
    Nirmalraj, T.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (03)
  • [25] Area-efficient VLSI layouts for binary hypercubes
    Patel, A
    Kusalik, A
    McCrosky, C
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (02) : 160 - 169
  • [26] Memory Efficient Binary Convolutional Neural Networks on Microcontrollers
    Sakr, Fouad
    Berta, Riccardo
    Doyle, Joseph
    Younes, Hamoud
    De Gloria, Alessandro
    Bellotti, Francesco
    2022 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING & COMMUNICATIONS (IEEE EDGE 2022), 2022, : 169 - 177
  • [27] DIMCA: An Area-Efficient Digital In-Memory Computing Macro Featuring Approximate Arithmetic Hardware in 28 nm
    Lin, Chuan-Tung
    Wang, Dewei
    Zhang, Bo
    Chen, Gregory K.
    Knag, Phil C.
    Krishnamurthy, Ram Kumar
    Seok, Mingoo
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (03) : 960 - 971
  • [28] STT-MRAM Architecture with Parallel Accumulator for In-Memory Binary Neural Networks
    Thi-Nhan Pham
    Quang-Kien Trinh
    Chang, Ik-Joon
    Alioto, Massimo
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [29] Power and Area-Efficient XNOR-AND Hybrid Binary Neural Networks Using TFT-Type Synaptic Device
    Lee, In-Seok
    Kim, Hyeongsu
    Park, Min-Kyu
    Hwang, Joon
    Koo, Ryun-Han
    Kim, Jae-Joon
    Lee, Jong-Ho
    IEEE ELECTRON DEVICE LETTERS, 2023, 44 (02) : 325 - 328
  • [30] Design Process of an Area-Efficient Photobioreactor
    Jan-Willem F. Zijffers
    Marcel Janssen
    Johannes Tramper
    René H. Wijffels
    Marine Biotechnology, 2008, 10 : 404 - 415