Impact of the Octagonal Layout Style for MOSFETs using 180nm Bulk CMOS ICs Technology Node

被引:0
|
作者
Loesch, Denis Santos [1 ]
Gimenez, Salvador Pinillos [1 ]
Swart, Jacobus Willibrordus [2 ]
da Silva, Gabriel Augusto [1 ]
机构
[1] Ctr Univ FEI FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
[2] Univ Estadual Campinas, Semicond Instruments & Photon Dept, Sao Paulo, Brazil
基金
巴西圣保罗研究基金会;
关键词
Octagonal layout style; OCTO MOSFET; LCE; PAMDLE; electrical characterization;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper aims to evaluate the impact of the octagonal layout style for MOSFETs regarding the 180nm Bulk CMOS ICs technology node. The main results of this study show that the MOSFETs with octagonal gate geometries are capable of improving the drain current, Early voltage, intrinsic voltage gain, and on-state drain to source resistance about 150%, 800%, 66% and 50%, respectively, in relation to the standard rectangular MOSFET counterparts, regarding the same bias conditions. Therefore, the LCE and PAMDLE effects continue being actives regarding this 180 nm Bulk CMOS ICs technology node.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] A Linear Current Starved Voltage Controlled Ring Oscillator With Wide Tuning Range Using 180nm CMOS Technology
    Peepra, Khyati
    Gurjar, R. C.
    2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 2925 - 2928
  • [42] Impact of using Octogonal Layout Style in Planar Power MOSFETs
    da Silva, Gabriel Augusto
    Gimenez, Salvador Pinillos
    2022 36TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY (SBMICRO 2022), 2022,
  • [43] Investigation of Plasma Charging Damage Impact on Device and Gate Dielectric Reliability in 180nm SOI CMOS RE Switch Technology
    Ioannou, D. P.
    Harmon, D.
    Abadeer, W.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 1011 - 1013
  • [44] Design and Implementation of Voltage Control Oscillator (VCO) Using 180nm Technology
    Halesh, M. R.
    Rasane, K. R.
    Rohini, H.
    ADVANCES IN COMPUTING, COMMUNICATION AND CONTROL, 2011, 125 : 472 - +
  • [45] Optimized Two Stage Low Power Miller Compensated Operational Amplifier with CMOS 180nm Technology
    Sinha, Praween Kumar
    Sumita
    Sharma, Neelam
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (1-2): : 29 - 42
  • [46] A high-isolation linear folded mixer for ISM band in UMC 180NM CMOS technology
    Bhatt, Darshak
    Mukherjee, Jayanta
    Redoute, J. -M.
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2016, 58 (10) : 2461 - 2466
  • [47] Automatic ASET sensitivity evaluation of a custom-designed 180nm CMOS technology Operational Amplifier
    Fontana, Andres
    Pazos, Sebastian M.
    Aguirre, Fernando L.
    Palumbo, Felix
    2017 ARGENTINE CONFERENCE OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (CAMTA), 2017, : 26 - 31
  • [48] Co-Design of Highly Uniform ReRAM Arrays in 180nm CMOS Technology for Neuromorphic Systems
    Zhuo, Victor Yi-Qian
    Wang, Weijie
    Chen, Zhixian
    Lee, Hock Koon
    Li, Minghua
    Song, Wendong
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 365 - 369
  • [49] Charging Interface based on an LDO Regulator for a Li-Ion Battery in 180nm CMOS Technology
    El Attafi, Abdelhafid
    Ouremchi, Mounir
    El Khadiri, Karim
    Qjidaa, Hassan
    Jamil, Mohammed Ouazzani
    PROCEEDINGS OF 2021 9TH INTERNATIONAL RENEWABLE AND SUSTAINABLE ENERGY CONFERENCE (IRSEC), 2021, : 9 - 12
  • [50] A Li-Ion Battery Charger for Bio-Medical Applications in 180nm CMOS Technology
    Ouremchi, Mounir
    El Boutahiri, Abdelli
    Farah, Fouad
    El Khadiri, Karim
    Qjidaa, Hassan
    Lakhassassi, Ahmed
    Tahiri, Ahmed
    2019 4TH INTERNATIONAL CONFERENCE ON SMART AND SUSTAINABLE TECHNOLOGIES (SPLITECH), 2019, : 589 - 593