Impact of the Octagonal Layout Style for MOSFETs using 180nm Bulk CMOS ICs Technology Node

被引:0
|
作者
Loesch, Denis Santos [1 ]
Gimenez, Salvador Pinillos [1 ]
Swart, Jacobus Willibrordus [2 ]
da Silva, Gabriel Augusto [1 ]
机构
[1] Ctr Univ FEI FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
[2] Univ Estadual Campinas, Semicond Instruments & Photon Dept, Sao Paulo, Brazil
基金
巴西圣保罗研究基金会;
关键词
Octagonal layout style; OCTO MOSFET; LCE; PAMDLE; electrical characterization;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper aims to evaluate the impact of the octagonal layout style for MOSFETs regarding the 180nm Bulk CMOS ICs technology node. The main results of this study show that the MOSFETs with octagonal gate geometries are capable of improving the drain current, Early voltage, intrinsic voltage gain, and on-state drain to source resistance about 150%, 800%, 66% and 50%, respectively, in relation to the standard rectangular MOSFET counterparts, regarding the same bias conditions. Therefore, the LCE and PAMDLE effects continue being actives regarding this 180 nm Bulk CMOS ICs technology node.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Novel Low Power Full Adder Cells in 180nm CMOS Technology
    Wang, Dan
    Yang, Maofeng
    Cheng, Wu
    Guan, Xuguang
    Zhu, Zhangming
    Yang, Yintang
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 425 - 428
  • [22] Power Efficient Voltage Controlled Oscillator Design in 180nm CMOS Technology
    Gupta, Prachi
    Kumar, Manoj
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1470 - 1476
  • [23] Integrated pH-Sensor for Medical Application in 180nm CMOS Technology
    Ouremchi, Mounir
    El Boutahiri, Abdelli
    Farah, Fouad
    El Khadiri, Karim
    Qjidaa, Hassan
    Lakhassassi, Ahmed
    Tahiri, Ahmed
    2019 4TH INTERNATIONAL CONFERENCE ON SMART AND SUSTAINABLE TECHNOLOGIES (SPLITECH), 2019, : 571 - 576
  • [24] Analysis and Design of Dickson Charge Pump for EEPROM in 180nm CMOS technology
    El Alaoui, Mustapha
    Farah, Fouad
    El Khadiri, Karim
    Qjidaa, Hassan
    Aarab, Abdellah
    EL Alami, Rachid
    Lakhassassi, Ahmed
    2018 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV2018), 2018,
  • [25] Radiation Hardened 2Mbit SRAM in 180nm CMOS Technology
    Arbat, A.
    Calligaro, C.
    Roizin, Y.
    Nahmad, D.
    2012 IEEE FIRST AESS EUROPEAN CONFERENCE ON SATELLITE TELECOMMUNICATIONS (ESTEL), 2012,
  • [26] Design of a Wideband Differential RF-Amplifier Using Indigenous 180nm Digital CMOS Technology
    Mukherjee, Dibyajyoti
    Kumar, Vinit
    Dhar, Jolly
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 370 - 373
  • [27] Impact of temperature fluctuations on circuit characteristics in 180nm and 65nm CMOS technologies
    Kumar, Ranjith
    Kursun, Volkan
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3858 - +
  • [28] Using the Octagonal Layout Style for MOSFETs to Boost the Device Matching in Ionizing Radiation Environments
    Peruzzi, Vinicius Vono
    Cruz, William Souza
    Silva, Gabriel Augusto da
    Simoen, Eddy
    Claeys, Cor
    Gimenez, Salvador Pinillos
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (04) : 754 - 759
  • [29] Performance of Digital Adder Architectures in 180nm CMOS Standard-Cell Technology
    Pilato, Luca
    Saponara, Sergio
    Fanucci, Luca
    2016 21ST INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2016, : 210 - 213
  • [30] Performance Analysis Comparison of 4-2 Compressors in 180nm CMOS Technology
    Kumar, Manish
    Nath, Jonali
    INTERNATIONAL CONFERENCE ON MATERIALS, ALLOYS AND EXPERIMENTAL MECHANICS (ICMAEM-2017), 2017, 225