Impact of the Octagonal Layout Style for MOSFETs using 180nm Bulk CMOS ICs Technology Node

被引：0
|
作者：
Loesch, Denis Santos [1 ]
Gimenez, Salvador Pinillos [1 ]
Swart, Jacobus Willibrordus [2 ]
da Silva, Gabriel Augusto [1 ]
机构：
[1] Ctr Univ FEI FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
[2] Univ Estadual Campinas, Semicond Instruments & Photon Dept, Sao Paulo, Brazil
来源：
2018 33RD SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO) | 2018年
基金：
巴西圣保罗研究基金会;
关键词：
Octagonal layout style; OCTO MOSFET; LCE; PAMDLE; electrical characterization;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper aims to evaluate the impact of the octagonal layout style for MOSFETs regarding the 180nm Bulk CMOS ICs technology node. The main results of this study show that the MOSFETs with octagonal gate geometries are capable of improving the drain current, Early voltage, intrinsic voltage gain, and on-state drain to source resistance about 150%, 800%, 66% and 50%, respectively, in relation to the standard rectangular MOSFET counterparts, regarding the same bias conditions. Therefore, the LCE and PAMDLE effects continue being actives regarding this 180 nm Bulk CMOS ICs technology node.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] A Low Noise VCO with Common-Tail Inductor in 180nm CMOS Technology
    Peng, Yu
    Liu, Huihua
    Kong, Shuangfeng
    Yu, Yiming
    Zhao, Chenxi
    Wu, Yunqiu
    Kang, Kai
    PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 1658 - 1660
  • [32] Low leakage and high performance tag comparator implemented in 180nm CMOS technology
    Koshy, Lidiya Mariam
    Chandran, Jyothish G.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1261 - 1267
  • [33] Radiation Evaluation of Ferroelectric Random Access Memory Embedded in 180nm CMOS Technology
    Dahl, B. A.
    Cruz-Colon, J.
    Baumann, R. C.
    Rodriguez, J. A.
    Zhou, C.
    Rodriguez-Latorre, J.
    Khan, S.
    San, T.
    Trinh, T.
    2015 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2015, : 161 - 166
  • [34] Compact Chaotic Oscillator Using 180nm CMOS technology for its use in True Random Number Generator
    Priya, Monika
    Swetha, Girada
    Gupta, Ramji
    Pandey, Alpana
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 366 - 370
  • [35] Implementation of High Gain and High Bandwidth CMOS Op-Amp using 180nm SCL Technology
    Kalita, Deepjyoti
    Sharma, Hrishita
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [36] Multipliers using low power adder cells using 180nm Technology
    Gupta, Jyoti
    Grover, Amit
    Wadhwa, Garish Kumar
    Grover, Neeti
    2013 INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL AND BUSINESS INTELLIGENCE (ISCBI), 2013, : 3 - 6
  • [37] Impact of Using the Octagonal Layout for SOI MOSFETs in a High-Temperature Environment
    Gimenez, Salvador Pinillos
    Salerno Galembeck, Egon Henrique
    Renaux, Christian
    Flandre, Denis
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (04) : 626 - 628
  • [38] Low Power High Speed Frequency Divider for Frequency Synthesizers in 180nm CMOS Technology
    Pal, Antardipan
    Mostafa, Posiba
    Das, Moumita
    Chatterjee, Sayan
    2017 1ST INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2017,
  • [39] A Low-Power Low-Voltage Dynamic Comparator in 180nm CMOS Technology
    Ghaziani, Niloofar
    Radfar, Sara
    Bastan, Yasin
    Amiri, Parviz
    Maghami, Mohammad Hossein
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 1139 - 1142
  • [40] Leakage Reduction Methodology of 1-bit Full Adder in 180nm CMOS Technology
    Deb, Prasenjit
    Majumder, Alak
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 199 - 203
12345