Impact of the Octagonal Layout Style for MOSFETs using 180nm Bulk CMOS ICs Technology Node

被引：0
|
作者：
Loesch, Denis Santos [1 ]
Gimenez, Salvador Pinillos [1 ]
Swart, Jacobus Willibrordus [2 ]
da Silva, Gabriel Augusto [1 ]
机构：
[1] Ctr Univ FEI FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
[2] Univ Estadual Campinas, Semicond Instruments & Photon Dept, Sao Paulo, Brazil
来源：
2018 33RD SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO) | 2018年
基金：
巴西圣保罗研究基金会;
关键词：
Octagonal layout style; OCTO MOSFET; LCE; PAMDLE; electrical characterization;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper aims to evaluate the impact of the octagonal layout style for MOSFETs regarding the 180nm Bulk CMOS ICs technology node. The main results of this study show that the MOSFETs with octagonal gate geometries are capable of improving the drain current, Early voltage, intrinsic voltage gain, and on-state drain to source resistance about 150%, 800%, 66% and 50%, respectively, in relation to the standard rectangular MOSFET counterparts, regarding the same bias conditions. Therefore, the LCE and PAMDLE effects continue being actives regarding this 180 nm Bulk CMOS ICs technology node.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Design of Transimpedance Amplifier using CMOS 180nm Technology
    Malhotra, Megha
    Gamad, R. S.
    Gurjar, R. C.
    Soni, Gireesh Gaurav
    2022 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, COMPUTING, COMMUNICATION AND SUSTAINABLE TECHNOLOGIES (ICAECT), 2022,
  • [2] Design of High Gain Bulk-Driven Miller OTA Using 180nm CMOS Technology
    Sushma, P. S.
    Gaonkar, Siddesh
    Gurumurthy, K. S.
    Fathima, Amra
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1774 - 1777
  • [3] CMOS Instrumentation Amplifier Design with 180nM Technology
    Gupta, Gaytri
    Tripathy, Mr.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1114 - 1116
  • [4] Minimum Area Layout of High Bandwidth Folded Cascode Operational Amplifier Using SCL 180nm CMOS Technology
    Rathore, Shraddha
    Darji, Anand D.
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
  • [5] Design of a MEMS-Based Oscillator Using 180nm CMOS Technology
    Roy, Sukanta
    Ramiah, Harikrishnan
    Reza, Ahmed Wasif
    Lim, Chee Cheow
    Ferrer, Eloi Marigo
    PLOS ONE, 2016, 11 (07):
  • [6] A Novel Architecture Implementation in RF Amplifier using CMOS 180nm technology
    Sandesh, Shanmukha
    Niranjan, S.
    Bhargav, Samanvitha B.
    Sneha, B.
    Patel, Vasundara K. S.
    2015 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2015, : 1185 - 1190
  • [7] POWER OPTIMIZED PLL IMPLEMENTATION IN 180nm CMOS TECHNOLOGY
    Sreehari, Patri
    Devulapalli, Pavankumarsharma
    Kewale, Dhananjay
    Asbe, Omkar
    Prasad, K. S. R. Krishna
    18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
  • [8] A Low Power Preamplifier Latch based Comparator Using 180nm CMOS Technology
    Tabassum, Shabi
    Bekal, Anush
    Goswami, Manish
    2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2013, : 208 - 212
  • [9] Quantitative detection system for immunostrips in 180nm standard CMOS technology
    Engincan Tekin
    Caner Celikdemir
    Busra Ucar
    Ozgur Gul
    Baykal Sarioglu
    Analog Integrated Circuits and Signal Processing, 2021, 106 : 493 - 500
  • [10] Design and Implementation of Sample and Hold Circuit in 180nm CMOS Technology
    Prakruthi, T. G.
    Yellampalli, Siva
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 1148 - 1151
12345