All-Digital 0.016mm2 Reconfigurable Sensor-ADC Using 4CKES-TAD in 65nm Digital CMOS

被引：0

作者：

Watanabe, Takamoto ^{[1
]}

Hou, Yu ^{[2
]}

Miyahara, Masaya ^{[2
]}

Matsuzawa, Akira ^{[2
]}

机构：

[1] DENSO CORP, Kariya, Aichi, Japan

[2] Tokyo Inst Technol, Tokyo, Japan

来源：

2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2014年

关键词：

RESOLUTION; CONVERTER; POWER;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An all-digital reconfigurable (10-to-16-bit) sensor ADC based on TAD (Time A/D converter) is completely digital, using a ring-delay-line RDL driven by an input voltage V-in as its power supply. This method realized 16.2bit/100ksps/37.5 mu W from 0.6V supply without any static current using a 0.016mm(2) prototype 4CKES (4-clock-edge-shift) TAD in a 65nm digital CMOS. Resolutions can be controlled by setting its conversion time T-cv. A 13.8bit/1Msps/75.4 mu W or 10.5bit/10Msps/93.2 mu W operation is also experimentally confirmed using 0.6V supply. Finally, correction of nonlinearity characteristics has been discussed using differential-setup processing method.

引用

页码：21 / 24

页数：4

共 42 条

[41] A 0.034mm2, 725fs RMS Jitter, 1.8%/ V Frequency-Pushing, 10.8-19.3GHz Transformer-Based Fractional-N All-Digital PLL in 10nm FinFET CMOS
Li, Chao-Chieh
Tsai, Tsung-Hsien
Yuan, Min-Shueh
Liao, Chia-Chun
Chang, Chih-Hsien
Huang, Tien-Chien
Liao, Hsien-Yuan
Lu, Chung-Ting
Kuo, Hung-Yi
Hsieh, Kenny
Chen, Mark
Ximenes, Augusto
Staszewski, Robert Bogdan
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
[42] A 0.013 mm2 3.2-ns Input Range 10-Bit Cyclic Time-to-Digital Converter Using Gated Ring Oscillator With Phase Domain Reset in 65-nm CMOS
Lu, Xin
Wu, Jiangchao
Wang, Zhao
Xiang, Yifei
Liu, Liyuan
Mak, Pui-In
Martins, Rui P.
Law, Man-Kay
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (08) : 3635 - 3639

← 1 2 3 4 5 →