All-Digital 0.016mm2 Reconfigurable Sensor-ADC Using 4CKES-TAD in 65nm Digital CMOS

被引：0

作者：

Watanabe, Takamoto ^{[1
]}

Hou, Yu ^{[2
]}

Miyahara, Masaya ^{[2
]}

Matsuzawa, Akira ^{[2
]}

机构：

[1] DENSO CORP, Kariya, Aichi, Japan

[2] Tokyo Inst Technol, Tokyo, Japan

来源：

2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2014年

关键词：

RESOLUTION; CONVERTER; POWER;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An all-digital reconfigurable (10-to-16-bit) sensor ADC based on TAD (Time A/D converter) is completely digital, using a ring-delay-line RDL driven by an input voltage V-in as its power supply. This method realized 16.2bit/100ksps/37.5 mu W from 0.6V supply without any static current using a 0.016mm(2) prototype 4CKES (4-clock-edge-shift) TAD in a 65nm digital CMOS. Resolutions can be controlled by setting its conversion time T-cv. A 13.8bit/1Msps/75.4 mu W or 10.5bit/10Msps/93.2 mu W operation is also experimentally confirmed using 0.6V supply. Finally, correction of nonlinearity characteristics has been discussed using differential-setup processing method.

引用

页码：21 / 24

页数：4

共 42 条

[11] An All-Digital Clock and Data Recovery Circuit for Spread Spectrum Clocking Applications in 65nm CMOS Technology
Chung, Ching-Che
Sheng, Duo
Lin, Yang-Di
2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 91 - 94
[12] A 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in 65nm CMOS Process
Chu, Sang-Hyeok
Bae, Woorham
Jeong, Gyu-Seob
Joo, Jiho
Kim, Gyungock
Jeong, Deog-Kyoon
2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 101 - 104
[13] A 56.4-to-63.4GHz Spurious-Free All-Digital Fractional-N PLL in 65nm CMOS
Wu, Wanghua
Bai, Xuefei
Staszewski, Robert Bogdan
Long, John R.
2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 352 - +
[14] A 1.45 GHz All-Digital Spread Spectrum Clock Generator in 65nm CMOS for Synchronization-Free SoC Applications
De Caro, Davide
Di Meo, Gennaro
Napoli, Ettore
Petra, Nicola
Strollo, Antonio Giuseppe Maria
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) : 3839 - 3852
[15] A 2.5 GHz All-Digital Multiphase DLL and Phase Shifter in 65 nm CMOS Using a Scalable Phase-to-Digital Converter
Angeli, Nico
Bachmann, Oliver
Hofmann, Klaus
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[16] A 50-to-66GHz 65nm CMOS All-Digital Fractional-N PLL with 220fsrms Jitter
Hussein, Ahmed
Vasadi, Sriharsha
Soliman, Mazen
Paramesh, Jeyanandh
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 326 - 326
[17] A Referenceless All-Digital Fast Frequency Acquisition Full-Rate CDR Circuit for USB 2.0 in 65nm CMOS Technology
Chung, Ching-Che
Dai, Wei-Cheng
2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 217 - 220
[18] A 0.5V Low-Power All-Digital Phase-Locked Loop in 65nm CMOS Process for Wireless Sensing Applications
Galapon, Fredrick Angelo R.
Agaton, Mark Allen D.
Leynes, Arcel G.
Noveno, Lemuel Neil M.
Alvarez, Anastacia B.
Densing, Chris Vincent J.
Hizon, John Richard E.
Rosales, Marc D.
de Leon, Maria Theresa G.
Maestro, Rico Jossel M.
PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2122 - 2126
[19] A 2x13-bit All-Digital I/Q RF-DAC in 65-nm CMOS
Alavi, Morteza S.
Voicu, George
Staszewski, Robert B.
de Vreede, Leo C. N.
Long, John R.
2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 167 - 170
[20] A 450 fs 65-nm CMOS Millimeter-Wave Time-to-Digital Converter Using Statistical Element Selection for All-Digital PLLs
Hussein, Ahmed I.
Vasadi, Sriharsha
Paramesh, Jeyanandh
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (02) : 357 - 374

← 1 2 3 4 5 →