A general design model for a practical parallel packet switch

被引:0
|
作者
Khodaparast, AA [1 ]
Khorsandi, S [1 ]
机构
[1] AmirKabir Polytech Univ, Dept Comp Eng & Informat Tech, Tehran, Iran
关键词
parallel packet switch; demultiplexer; backpressure; multistage switch; load balancing;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
A Parallel Packet Switch (PPS) is a multistage switch aimed at building very high-speed switches using much slower devices. A PPS, in general, has three stages. Several packet-switches are placed in the central stage, which operate slower than the external line's rate. Incoming packets are spread over center stage switches by demultiplexers at the input stage. Packets destined to each output port need to be collected and reordered if necessary at the output stage. The initial PPS is proposed in [1], but it has several problems such as complexity and need of infinite buffers. To make the PPS practical, several design decisions need to be made. In this paper, we have developed a general design model for a practical PPS. Various aspects of a PPS design are explored and guidelines are provided. This model can help switch designers to make appropriate choices for each part within a general framework.
引用
收藏
页码:487 / 491
页数:5
相关论文
共 50 条
  • [31] A parallel packet switch with multiplexors containing virtual input queues
    Aslam, A
    Christensen, KJ
    COMPUTER COMMUNICATIONS, 2004, 27 (13) : 1248 - 1263
  • [32] Toward a differentiated-service enabled parallel packet switch
    Farajianzadeh, Amin
    Khorsandi, Siavash
    2007 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, VOLS 1-3, 2007, : 1047 - 1053
  • [33] Speedup requirements for output queuing emulation with a parallel packet switch
    Liu, Chia-Lung
    Wu, Chin-Chi
    Lin, Woei
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2007, 23 (06) : 1753 - 1767
  • [34] Analysis of the centralized algorithm and the distributed algorithm for parallel packet switch
    Li, Yufeng
    Qiu, Han
    Lan, Julong
    Yang, Jianwen
    Seventh International Conference on Parallel and Distributed Computing, Applications and Technologies, Proceedings, 2006, : 156 - 161
  • [35] Evaluation and analysis of the sliding-window parallel packet switch
    Liu, CL
    Lin, W
    Wu, CC
    AINA 2005: 19TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 2, 2005, : 355 - 358
  • [36] Parallel header processing in an all-optical packet switch
    Ingram, R
    Leuschner, FW
    Geldenhuys, R
    2004 IEEE AFRICON: 7TH AFRICON CONFERENCE IN AFRICA, VOLS 1 AND 2: TECHNOLOGY INNOVATION, 2004, : 991 - 994
  • [37] General Design Approach and Practical Realization of Decoupling Matrices for Parallel Transmission Coils
    Mahmood, Zohaib
    McDaniel, Patrick
    Guerin, Bastien
    Keil, Boris
    Vester, Markus
    Adalsteinsson, Elfar
    Wald, Lawrence L.
    Daniel, Luca
    MAGNETIC RESONANCE IN MEDICINE, 2016, 76 (01) : 329 - 339
  • [38] Two-layer parallel switching: A practical and survivable design for performance guaranteed optical packet switches
    Wu, B
    Yeung, KL
    Li, VOK
    GLOBECOM '05: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6: DISCOVERY PAST AND FUTURE, 2005, : 1905 - 1909
  • [39] Design of a Core Switch for an Optical Transparent Packet Network
    Carla Raffaelli
    Photonic Network Communications, 2000, 2 : 123 - 133