A general design model for a practical parallel packet switch

被引:0
|
作者
Khodaparast, AA [1 ]
Khorsandi, S [1 ]
机构
[1] AmirKabir Polytech Univ, Dept Comp Eng & Informat Tech, Tehran, Iran
关键词
parallel packet switch; demultiplexer; backpressure; multistage switch; load balancing;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
A Parallel Packet Switch (PPS) is a multistage switch aimed at building very high-speed switches using much slower devices. A PPS, in general, has three stages. Several packet-switches are placed in the central stage, which operate slower than the external line's rate. Incoming packets are spread over center stage switches by demultiplexers at the input stage. Packets destined to each output port need to be collected and reordered if necessary at the output stage. The initial PPS is proposed in [1], but it has several problems such as complexity and need of infinite buffers. To make the PPS practical, several design decisions need to be made. In this paper, we have developed a general design model for a practical PPS. Various aspects of a PPS design are explored and guidelines are provided. This model can help switch designers to make appropriate choices for each part within a general framework.
引用
收藏
页码:487 / 491
页数:5
相关论文
共 50 条
  • [21] Design and evaluate an architecture of a growable packet switch
    Xia, M
    Luo, ZX
    OPTICAL TRANSMISSION, SWITCHING, AND SUBSYSTEM II, PTS 1 AND 2, 2005, 5625 : 117 - 125
  • [22] PERFORMANCE OF TRUNK GROUPING IN PACKET SWITCH DESIGN
    LI, SQ
    PERFORMANCE EVALUATION, 1991, 12 (04) : 207 - 218
  • [23] Stability analysis of a parallel packet switch with bufferless input demultiplexors
    Khotimsky, DA
    Krishnan, S
    2001 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-10, CONFERENCE RECORD, 2001, : 100 - 106
  • [24] Research on new kind of parallel packet switch based on CICQ
    Ren, Tao
    Lan, Ju-Long
    Hu, Hong-Chao
    Cheng, Dong-Nian
    Tongxin Xuebao/Journal on Communications, 2010, 31 (10): : 98 - 107
  • [25] Reexamining the stability of a parallel packet switch with bufferless input demultiplexors
    Qi, WD
    Tian, C
    Chen, H
    Xu, B
    2003 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOL 1 AND 2, PROCEEDINGS, 2003, : 514 - 520
  • [26] Performance evaluation of the parallel packet switch with a sliding window scheme
    Liu, Chia-Lung
    Moh, Chiou
    Wu, Chin-Chi
    Lin, Woei
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2006, PT 2, 2006, 3981 : 1111 - 1120
  • [27] Performance analysis of the sliding-window parallel packet switch
    Liu, CL
    Lin, W
    Wu, CC
    ICC 2005: IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, 2005, : 179 - 183
  • [28] Performance guarantees for Flow-Mapping Parallel Packet Switch
    Shi, Lei
    Xia, Gao
    Liu, Bin
    2007 IEEE INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE, VOLS 1 AND 2, 2007, : 109 - +
  • [29] A parallel packet switch supporting variable-length packets
    Zhong, HS
    Xu, D
    Zhu, ZY
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 613 - 617
  • [30] Mathematical analysis of the parallel packet switch with a sliding window scheme
    Liu, Chia-Lung
    Wu, Chin-Chi
    Lin, Woei
    JOURNAL OF COMMUNICATIONS AND NETWORKS, 2007, 9 (03) : 330 - 341