Reduced complexity MASH delta-sigma modulator

被引：20
|
作者：
Ye, Zhipeng [1 ]
Kennedy, Michael Peter
机构：
[1] Natl Univ Ireland Univ Coll Cork, Dept Microelect Engn, Cork, Ireland
[2] Natl Univ Ireland Univ Coll Cork, Tyndall Natl Inst, Cork, Ireland
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2007年 / 54卷 / 08期
基金：
爱尔兰科学基金会;
关键词：
complexity; delta-sigma modulator; multi-stage noise shaping (MASH); noise shaping; sequence length;
D O I：
10.1109/TCSII.2007.896940
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A reduced complexity digital multi-stage noise shaping (MASH) delta-sigma modulator for fractional-N frequency synthesizer applications is proposed. A long word is used for the first modulator in a MASH structure; the sequence length is maximized by setting the least significant bit of the input to "1;" shorter words are used in subsequent stages. Experimental results confirm simulations.
引用
收藏
页码：725 / 729
页数：5
相关论文
共 50 条
  • [41] Subtractive Dithering Technique for Delta-Sigma Modulator
    Tan, Zhichao
    Maurino, Roberto
    Adams, Robert
    Nguyen, Khiem
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 555 - 558
  • [42] A Spur-Free Low-Complexity Hybrid Nested Bus-Splitting/SP-MASH Digital Delta-Sigma Modulator
    Tieu-Khanh Luong
    Hong-Hanh Hoang
    Hoang-Anh Nguyen-Minh
    Dang Cong Bui
    Son Bui
    Trung-Kien Nguyen
    APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 19 - 22
  • [43] Maximum sequence length MASH digital delta-sigma modulators
    Hosseini, Kaveh
    Kennedy, Michael Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (12) : 2628 - 2638
  • [44] Low-distortion delta-sigma topologies for mash architectures
    Silva, J
    Moon, UK
    Temes, GC
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1144 - 1147
  • [45] A multi-level cascaded delta-sigma modulator with reduced quantization noise leakage
    Waho, Takao
    Koizumi, Tomoaki
    Hayashi, Hitoshi
    2021 IEEE 51ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2021), 2021, : 201 - 206
  • [46] A fourth-order bandpass delta-sigma modulator with reduced number of Op amps
    Song, BS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) : 1309 - 1315
  • [47] Fourth-order bandpass delta-sigma modulator with reduced number of op amps
    Univ of Illinois, Urbana, United States
    IEEE J Solid State Circuits, 12 (1309-1315):
  • [48] High-Speed Nested Cascaded MASH Digital Delta-Sigma Modulator-Based Divider Controller
    Donnelly, Yann
    Mo, Hongjia
    Kennedy, Michael Peter
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [49] A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs
    Yamamoto, Kentaro
    Carusone, Anthony Chan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (08) : 1866 - 1883
  • [50] Incremental Sturdy-MASH Sigma-Delta Modulator with Reduced Sensitivity to DAC Mismatch
    Mokhtar, Mohamed A.
    Vogelmann, Patrick
    Wagner, Johannes
    Ortmanns, Maurits
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
12345