Reduced complexity MASH delta-sigma modulator

被引:20
|
作者
Ye, Zhipeng [1 ]
Kennedy, Michael Peter
机构
[1] Natl Univ Ireland Univ Coll Cork, Dept Microelect Engn, Cork, Ireland
[2] Natl Univ Ireland Univ Coll Cork, Tyndall Natl Inst, Cork, Ireland
基金
爱尔兰科学基金会;
关键词
complexity; delta-sigma modulator; multi-stage noise shaping (MASH); noise shaping; sequence length;
D O I
10.1109/TCSII.2007.896940
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A reduced complexity digital multi-stage noise shaping (MASH) delta-sigma modulator for fractional-N frequency synthesizer applications is proposed. A long word is used for the first modulator in a MASH structure; the sequence length is maximized by setting the least significant bit of the input to "1;" shorter words are used in subsequent stages. Experimental results confirm simulations.
引用
收藏
页码:725 / 729
页数:5
相关论文
共 50 条
  • [21] Digital modulator with bandpass delta-sigma modulator
    Sommarek, J
    Vankka, J
    Ketola, J
    Lindeberg, J
    Halonen, K
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 43 (01) : 81 - 86
  • [22] Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis
    Sun, LZ
    Lepley, T
    Nozahic, F
    Bellissant, A
    Kwasniewski, T
    Heim, B
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 152 - 155
  • [23] Superconducting bandpass delta-sigma modulator
    Bulzacchelli, JF
    Lee, HS
    Misewich, JA
    Ketchen, MB
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1999, 12 (11): : 695 - 697
  • [24] Delta-Sigma Modulator based multiplier
    Diwakar, K.
    Senthilpari, C.
    Soong, Lim Way
    Singh, Ajay Kumar
    IEICE ELECTRONICS EXPRESS, 2009, 6 (06): : 322 - 328
  • [25] An 18-bit 2-2 MASH delta-sigma modulator for isolated amplifier
    Yu, Wenxin
    He, Lenian
    Xi, Jianxiong
    MICROELECTRONICS JOURNAL, 2023, 136
  • [26] A Spur-Free MASH Digital Delta-Sigma Modulator with Higher Order Shaped Dither
    Fitzgibbon, Brian
    O'Neill, Kieran
    Grannell, Andrew
    Horgan, Ciaran
    Ye, Zhipeng
    Hosseini, Kaveh
    Kennedy, Michael Peter
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 723 - +
  • [27] Dual-clock MASH delta-sigma modulator employing a frequency modulated intermediate signal
    Maezawa, Koichi
    Sakou, Mario
    Matsubara, Wataru
    Mizutani, Takashi
    IEICE ELECTRONICS EXPRESS, 2006, 3 (21): : 459 - 463
  • [28] Spur-Free MASH Delta-Sigma Modulation
    Song, Jinook
    Park, In-Cheol
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (09) : 2426 - 2437
  • [29] Analysis and simulation of a cascaded delta delta-sigma modulator
    Joseph, D
    Tarassenko, L
    Collins, S
    COMPUTER STANDARDS & INTERFACES, 2001, 23 (02) : 103 - 110
  • [30] LSB dithering in MASH delta-sigma D/A converters
    Pamarti, Sudhakar
    Galton, Ian
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) : 779 - 790