Reduced complexity MASH delta-sigma modulator

被引：20
|
作者：
Ye, Zhipeng [1 ]
Kennedy, Michael Peter
机构：
[1] Natl Univ Ireland Univ Coll Cork, Dept Microelect Engn, Cork, Ireland
[2] Natl Univ Ireland Univ Coll Cork, Tyndall Natl Inst, Cork, Ireland
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2007年 / 54卷 / 08期
基金：
爱尔兰科学基金会;
关键词：
complexity; delta-sigma modulator; multi-stage noise shaping (MASH); noise shaping; sequence length;
D O I：
10.1109/TCSII.2007.896940
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A reduced complexity digital multi-stage noise shaping (MASH) delta-sigma modulator for fractional-N frequency synthesizer applications is proposed. A long word is used for the first modulator in a MASH structure; the sequence length is maximized by setting the least significant bit of the input to "1;" shorter words are used in subsequent stages. Experimental results confirm simulations.
引用
收藏
页码：725 / 729
页数：5
相关论文
共 50 条
  • [31] Comparative Study of the MASH Digital Delta-Sigma Modulators
    Xu, Tao
    Condon, Marissa
    PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 196 - 199
  • [32] Analysis and simulation of a cascaded delta delta-sigma modulator
    Joseph, D
    Tarassenko, L
    Collins, S
    THIRD INTERNATIONAL CONFERENCE ON ADVANCED A/D AND D/A CONVERSION TECHNIQUES AND THEIR APPLICATIONS, 1999, (466): : 54 - 57
  • [33] A Comparator with Reduced Regeneration Time for Continuous-Time Delta-Sigma Modulator
    Song, Hi Yuen
    Kang, So Young
    Kang, Dongmin
    Choi, Hyunseok
    Oh, Inn Yeal
    Park, Chul Soon
    2013 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC 2013), 2013, : 760 - 762
  • [34] Resolution-enhanced sturdy MASH delta-sigma modulator for wideband low-voltage applications
    Qi, Liang
    Sin, Sai-Weng
    U, Seng-Pan
    Martins, Rui Paulo
    ELECTRONICS LETTERS, 2015, 51 (14) : 1061 - 1062
  • [35] A 12-bit 3.125 MHz Bandwidth 0-3 MASH Delta-Sigma Modulator
    Gharbiya, Ahmed
    Johns, David A.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (07) : 2010 - 2018
  • [36] A 5.2GHz CMOS Fractional-N Frequency Synthesizer With a MASH Delta-Sigma Modulator
    Chen, Chin-Ying
    Ho, Jyh-Jier
    Liou, Wan-Rone
    Hsiao, Robert Y.
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 738 - +
  • [37] A 10-MHz multi-bit MASH delta-sigma modulator with analog summing interstage
    Wang, Zhidong
    Jung, Youngjae
    Roh, Jeongjin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 85 (01) : 201 - 207
  • [38] A reduced complexity 3rd order digital delta-sigma modulator for fractional-N frequency synthesis
    Dehghani, R
    Atarodi, SM
    Bornoosh, B
    Kusha, AA
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 615 - 618
  • [39] Fully digital feedforward delta-sigma modulator
    Gharbiya, A
    Johns, DA
    2005 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 71 - 74
  • [40] A High Performance Delta-Sigma Modulator for Neurosensing
    Xu, Jian
    Zhao, Menglian
    Wu, Xiaobo
    Islam, Md. Kafiul
    Yang, Zhi
    SENSORS, 2015, 15 (08) : 19466 - 19486
12345