Reduced complexity MASH delta-sigma modulator

被引：20
|
作者：
Ye, Zhipeng [1 ]
Kennedy, Michael Peter
机构：
[1] Natl Univ Ireland Univ Coll Cork, Dept Microelect Engn, Cork, Ireland
[2] Natl Univ Ireland Univ Coll Cork, Tyndall Natl Inst, Cork, Ireland
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2007年 / 54卷 / 08期
基金：
爱尔兰科学基金会;
关键词：
complexity; delta-sigma modulator; multi-stage noise shaping (MASH); noise shaping; sequence length;
D O I：
10.1109/TCSII.2007.896940
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A reduced complexity digital multi-stage noise shaping (MASH) delta-sigma modulator for fractional-N frequency synthesizer applications is proposed. A long word is used for the first modulator in a MASH structure; the sequence length is maximized by setting the least significant bit of the input to "1;" shorter words are used in subsequent stages. Experimental results confirm simulations.
引用
收藏
页码：725 / 729
页数：5
相关论文
共 50 条
  • [1] Digital Noise Coupled MASH Delta-Sigma Modulator
    Rezapour, Ali
    Shamsi, Hossein
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 41 - 45
  • [2] Hardware Simplification to the Delta Path in a MASH 111 Delta-Sigma Modulator
    Yao, Chia-Yu
    Hsieh, Chih-Chun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (04) : 270 - 274
  • [3] Noise-Cancelling Sturdy MASH Delta-Sigma Modulator
    Han, Changsok
    Fahmy, Ahmed
    Maghari, Nima
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1502 - 1505
  • [4] Design Methodology for a Reduced Complexity Single Quantizer Digital Delta-Sigma Modulator
    Ye, Zhipeng
    Kennedy, Michael Peter
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 48 - +
  • [5] Delay based noise cancelling sturdy MASH delta-sigma modulator
    Han, C.
    Maghari, N.
    ELECTRONICS LETTERS, 2014, 50 (05) : 351 - 352
  • [6] Influence of LFSR Dither on the Periods of a MASH Digital Delta-Sigma Modulator
    Liao, Yilong
    Fan, Xiangning
    Hua, Zaijun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 66 - 70
  • [7] Self-coupled MASH Delta-Sigma Modulator with Zero Optimization
    Zhang, Jingying
    Zhao, Yang
    Chen, Mingyi
    Chen, Chixiao
    Ye, Fan
    Qi, Liang
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 1 - 2
  • [8] Subtraction Inversion for Delta Path's Hardware Simplification in MASH Delta-Sigma Modulator
    Chen, Pao-Lung
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12) : 2616 - 2620
  • [9] Analysis of a New Hybrid Sturdy MASH-11 Delta-Sigma Modulator
    Yao, Chia-Yu
    2019 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT GREEN BUILDING AND SMART GRID (IGBSG 2019), 2019, : 362 - 365
  • [10] Hardware Reduction of MASH Delta-Sigma Modulator Based on Partially Folded Architecture
    Song, Jinook
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (10) : 967 - 971
12345