A clock circuit for high speed and high resolution pipeline ADC

被引：0

作者：

Zhang, Yong ^{[1
]}

Li, Yaling ^{[1
]}

Li, Ting ^{[1
]}

机构：

[1] Sichuan Inst Solid State Circuits, Econ & Technol Dev Zone, 14 Huayuan Rd, Chongqing 400060, Peoples R China

来源：

2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2014年

关键词：

ADC; pipeline; jitter; duty cycle stabilizer;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A clock circuit for high speed and high resolution pipelined analog-to-digital conversion is presented. Double duty cycle stabilizers are proposed in the clock circuit, easing the first stage residue amplifier design; A new design method that minimizes the sampling clock jitter is applied in input clock preamplifier.

引用

页数：2

共 50 条

[31] Systematic design and modelling of high-resolution, high-speed pipeline ADCs
Parenti, M
Vecchi, D
Boni, A
Chiorboli, G
MEASUREMENT, 2005, 37 (04) : 344 - 351
[32] Pay attention to the clock and output bus to improve high-speed ADC designs
Gray, N
ELECTRONIC DESIGN, 2000, 48 (13) : 137 - +
[33] A 0.35 μm CMOS comparator circuit for high-speed ADC applications
Sheikhaei, S
Mirabbasi, S
Ivanov, A
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6134 - 6137
[34] High resolution ADC system
Rylov, SV
Bunz, LA
Gaidarenko, DV
Fisher, MA
Robertazzi, RP
Mukhanov, OA
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 2649 - 2652
[35] A High Speed Pipeline ADC With 78-dB SFDR in 0.18 um BiCMOS
Sun, Jie
Wu, Jianhui
2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
[36] Design and power optimization of high-speed pipeline ADC for wideband CDMA applications
Shi, Chunlei
Wu, Yue
Lin, Chi-Hung
Ismail, Mohammed
2001, Kluwer Academic Publishers (26)
[37] Design and Power Optimization of High-Speed Pipeline ADC for Wideband CDMA Applications
Chunlei Shi
Yue Wu
Chi-Hung Lin
Mohammed Ismail
Analog Integrated Circuits and Signal Processing, 2001, 26 (3) : 221 - 230
[38] Design and power optimization of high-speed pipeline ADC for wideband CDMA applications
Shi, CL
Wu, Y
Lin, CH
Ismail, M
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 26 (03) : 229 - 238
[39] Split ADC Based Fully Deterministic Multistage Calibration for High Speed Pipeline ADCs
Adel, Hussein
Sabut, Marc
Louerat, Marie-Minerve
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (06) : 1481 - 1488
[40] Design of Track/Hold (T/H) Circuit of Broad Bandwidth and High Speed Pipeline Structure ADC Based on the Super Frequency Application
Ji-An Wang
JournalofElectronicScienceandTechnologyofChina, 2007, (04) : 358 - 361

← 1 2 3 4 5 →