Systematic design and modelling of high-resolution, high-speed pipeline ADCs

被引：9
|
作者：
Parenti, M [1 ]
Vecchi, D [1 ]
Boni, A [1 ]
Chiorboli, G [1 ]
机构：
[1] Univ Parma, Dipartimento Ingn Informaz, I-43100 Parma, Italy
来源：
MEASUREMENT | 2005年 / 37卷 / 04期
关键词：
A/D converters; pipelined architectures; modelling; non-linearity;
D O I：
10.1016/j.measurement.2005.03.006
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper describes a suitable mathematical model for the design of high-speed, high-resolution pipeline ADCs. The effect of capacitor mismatch and finite amplifier bandwidth and gain on the converter INL and DNL are accurately modelled. On the basis of this model a design optimisation method is provided. © 2005 Elsevier Ltd. All rights reserved.
引用
收藏
页码：344 / 351
页数：8
相关论文
共 50 条
  • [1] HIGH-SPEED, HIGH-RESOLUTION ADCS
    SWAGER, AW
    EDN, 1993, 38 (22) : 76 - &
  • [2] Single-Reference Foreground Calibration of High-Resolution, High-Speed Pipeline ADCs
    Boni, A.
    Azzolini, C.
    Vecchi, D.
    Chiorboli, G.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2009, 28 (04) : 487 - 504
  • [3] Single-Reference Foreground Calibration of High-Resolution, High-Speed Pipeline ADCs
    A. Boni
    C. Azzolini
    D. Vecchi
    G. Chiorboli
    Circuits, Systems & Signal Processing, 2009, 28 : 487 - 504
  • [4] Optimization of Sample/Hold Circuit for High-Speed and High-Resolution ADCs
    Chen, Junxiao
    Zhang, Lu
    He, Lenian
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 536 - 539
  • [5] Design Strategies for High-resolution High-speed Flash-assisted Pipelined SAR ADCs
    Oz, Mustafa
    Bonizzoni, Edoardo
    Maloberti, Franco
    Akdikmen, Alper
    Liu, Yao
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [6] Optimizing the Stage Resolution in Pipelined SAR ADCs for High-Speed High-Resolution Applications
    Sun, Lei
    Ko, Chi-Tung
    Pun, Kong-Pang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 476 - 480
  • [7] Systematic design for optimization of high-resolution pipelined ADCs
    Taherzadeh-Sani, M
    Lotfi, R
    Shoaei, O
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 678 - 679
  • [8] A new passive sample and hold structure for high-speed, high-resolution ADCs
    Sadeghipour, Khosrov Dabbagh
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2011, 65 (10) : 799 - 805
  • [9] Enabling high-speed, high-resolution ADCs using signal conditioning algorithms
    Ghosh, Abhishek
    Pamarti, Sudhakar
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 856 - 859
  • [10] DESIGNERS GUIDE TO SUBRANGING ADCS .1. SUBRANGING ADCS OPERATE AT HIGH-SPEED WITH HIGH-RESOLUTION
    USHANI, RK
    EDN, 1991, 36 (08) : 139 - &
12345