Careful HDL coding maximizes performance in LUT-based FPGAs

被引：0
|
作者：
Samhouri, S [1 ]
机构：
[1] Lucent Technol Inc, Allentown, PA 18103 USA
来源：
ELECTRONIC DESIGN | 1998年 / 46卷 / 28期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：51 / +
页数：4
相关论文
共 50 条
  • [31] Improved SAT-Based Boolean Matching Using Implicants for LUT-Based FPGAs
    Cong, Jason
    Minkovich, Kirill
    FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2007, : 139 - 147
  • [32] On the set of target path delay faults in sequential subcircuits of LUT-based FPGAs
    Krasniewski, A
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 596 - 606
  • [33] Hardware-efficient implementations for discrete function transforms using LUT-based FPGAs
    Chang, TS
    Jen, CW
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (06): : 309 - 315
  • [34] Theoretical Modeling of Elliptic Curve Scalar Multiplier on LUT-Based FPGAs for Area and Speed
    Roy, Sujoy Sinha
    Rebeiro, Chester
    Mukhopadhyay, Debdeep
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (05) : 901 - 909
  • [35] On Custom LUT-based Obfuscation
    Kolhe, Gaurav
    Manoj, Sai P. D.
    Rafatirad, Setareh
    Sasan, Avesta
    Homayoun, Houman
    Mahmoodi, Hamid
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 477 - 482
  • [36] BMB synthesis of binary functions using symbolic functional decomposition for LUT-based FPGAs
    Wisniewski, Mariusz
    Deniziak, Stanislaw
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 120 : 16 - 22
  • [37] Exploiting reconfigurability for effective testing of delay faults in sequential subcircuits of LUT-based FPGAs
    Krasniewski, A
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 616 - 626
  • [38] An Efficient Cut Enumeration for Depth-Optimum Technology Mapping for LUT-based FPGAs
    Takata, Taiga
    Matsunaga, Yusuke
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 351 - 356
  • [39] FAU: Fast and Error-Optimized Approximate Adder Units on LUT-Based FPGAs
    Echavarria, Jorge
    Wildermann, Stefan
    Becher, Andreas
    Teich, Juergen
    Ziener, Daniel
    2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2016, : 213 - 216
  • [40] A LUT-Based Approximate Adder
    Becher, Andreas
    Echavarria, Jorge
    Ziener, Daniel
    Wildermann, Stefan
    Teich, Juergen
    2016 IEEE 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2016, : 27 - 27
12345