Careful HDL coding maximizes performance in LUT-based FPGAs

被引：0
|
作者：
Samhouri, S [1 ]
机构：
[1] Lucent Technol Inc, Allentown, PA 18103 USA
来源：
ELECTRONIC DESIGN | 1998年 / 46卷 / 28期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：51 / +
页数：4
相关论文
共 50 条
  • [21] POWER OPTIMIZATION OF COMBINATIONAL CIRCUITS MAPPED ON LUT-BASED FPGAS
    Bucur, Ion
    Stefanescu, Costin
    Cupcea, Nicolae
    Surpateanu, Adrian
    Radulescu, Florin
    Boicea, Alexandru
    ANNALS OF DAAAM FOR 2009 & PROCEEDINGS OF THE 20TH INTERNATIONAL DAAAM SYMPOSIUM, 2009, 20 : 1231 - 1232
  • [22] TDD: A technology dependent decomposition algorithm for LUT-based FPGAs
    Farrahi, AH
    Sarrafzadeh, M
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 206 - 209
  • [23] A novel approach to minimizing reconfiguration cost for LUT-based FPGAs
    Raghuraman, KP
    Wang, HB
    Tragoudas, S
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 673 - 676
  • [24] Timing-driven adaptive mapper for LUT-based FPGAS
    Danek, M
    PROGRAMMABLE DEVICES AND SYSTEMS 2001, 2002, : 235 - 240
  • [25] Tradeoff literals against support for logic synthesis of LUT-based FPGAs
    Lu, A
    Dagless, E
    Saul, J
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (02): : 111 - 119
  • [26] An integrated input encoding and symbolic functional decomposition for LUT-Based FPGAs
    Deniziak, Stanislaw
    Wisniewski, Mariusz
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 22 - +
  • [27] Netlist-Level IP Protection by Watermarking for LUT-Based FPGAs
    Schmid, Moritz
    Ziener, Daniel
    Teich, Juergen
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 209 - 216
  • [28] A Layout-Level Logic Restructuring Framework for LUT-Based FPGAs
    Kim, Hosung
    Lillis, John
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (12) : 2120 - 2132
  • [29] A direct mapping system for datapath module and FSM implementation into LUT-based FPGAs
    Abke, J
    Barke, E
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1085 - 1085
  • [30] Area recovery under depth constraint for technology mapping for LUT-based FPGAs
    Takata, Taiga
    Matsunaga, Yusuke
    IPSJ Transactions on System LSI Design Methodology, 2009, 2 : 200 - 211
12345