On removing redundant faults in synchronous sequential circuits

被引：0

作者：

Lin, XJ ^{[1
]}

Pomeranz, I ^{[1
]}

Reddy, SM ^{[1
]}

机构：

[1] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA

来源：

16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/VTEST.1998.670865

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We describe a time-efficient procedure for removing sequentially redundant faults from synchronous sequential circuits with synchronizing sequences. We use properties of redundant faults and propose several methods to identify subsets of redundant faults that can be removed simultaneously from the circuit. By removing several redundant faults simultaneously, the number of repetitions of the test generation procedure invoiced to identify redundant faults is reduced. Experimental results presented in this work demonstrate the effectiveness of the proposed removal procedure.

引用

页码：168 / 175

页数：8

共 50 条

[21] On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits
Keller, KJ
Takahashi, H
Saluja, KK
Takamatsu, Y
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 568 - 577
[22] On application of output masking to undetectable faults in synchronous sequential circuits with design-for-testability logic
Pomeranz, I
Reddy, SM
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 867 - 872
[23] Double-Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits
Pomeranz, Irith
Reddy, Sudhakar M.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (03) : 426 - 432
[24] Double-single stuck-at faults: A delay fault model for synchronous sequential circuits
School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, United States
不详
IEEE Trans Comput Aided Des Integr Circuits Syst, 2009, 1 (426-432):
[25] Analyzing the redundant faults in ISCAS 85 benchmark circuits
Liang, Ye-Wei
Yang, Zhi-Juan
Shi, Yin
Wei, Dao-Zheng
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2001, 38 (12):
[26] Alignability equivalence of synchronous sequential circuits
Rosenmann, A
Hanna, Z
SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 111 - 114
[27] Initializability analysis of synchronous sequential circuits
Corno, F
Prinetto, P
Rebaudengo, M
Reorda, MS
Squillero, G
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) : 249 - 264
[28] DESIGN OF RELIABLE SYNCHRONOUS SEQUENTIAL CIRCUITS
SAWIN, DH
IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 567 - 570
[29] HAZARD CORRECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS
SERVIT, M
IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 305 - 310
[30] Survivable synchronous sequential circuits design
Matrosova, A
Andreeva, V
BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 133 - 136

← 1 2 3 4 5 →