Measuring and improving design patterns testability

被引:12
|
作者
Baudry, B [1 ]
Le Traon, Y [1 ]
Sunyé, G [1 ]
Jézéquel, JM [1 ]
机构
[1] Inst Rech Informat & Syst Aleatoires, F-35042 Rennes, France
关键词
D O I
10.1109/METRIC.2003.1232455
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper addresses not only the question of testability measurement of 00 designs but also focuses on its practicability. While detecting testability weaknesses (called testability anti-patterns) of an 00 design is a crucial task, one cannot expect from a non-specialist to make the right improvements, without guidance or automation. To overcome this limitation, this paper investigates solutions integrated to the 00 process. We focus on the design patterns as coherent subsets in the architecture, and we explain how their use can provide a way for limiting the severity of testability weaknesses, and of confining their effects to the classes involved in the pattern. Indeed, design patterns appear both as a usual refinement instrument, and a cause of complex interactions into a class diagram - and more specifically of testability anti-patterns. To reach our objective of integrating the testability improvement to the design process, we propose first a testability grid to make the relation between each pattern and the severity of the testability anti-patterns, and we present our solution, based on a definition of patterns at metalevel, to automate the instantiation of patterns constrained by testability criteria.
引用
收藏
页码:50 / 59
页数:10
相关论文
共 50 条
  • [21] DESIGN FOR TESTABILITY.
    DeSena, Art
    Electronic Systems Technology and Design/Computer Design's, 1988, 27 (07): : 90 - 91
  • [22] Testability Design and Testability Rating for Better Built In Test
    DiCesare, James
    2023 ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, RAMS, 2023,
  • [23] Measuring behavioral, software design patterns
    Teplitsky, Afarat
    Exman, Iaakov
    2006 IEEE 24TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL, 2006, : 388 - +
  • [24] Improving circuit testability by clock control
    Einspahr, KL
    Seth, SC
    Agrawal, VD
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 288 - 293
  • [25] Improving the testability of UML class diagrams
    Baudry, B
    Le Traon, Y
    Sunyé, G
    IWOTA 2004: 1ST INTERNATIONAL WORKSHOP ON TESTABILITY ASSESSMENT, PROCEEDINGS, 2004, : 70 - 80
  • [26] Novel techniques for improving testability analysis
    Su, YH
    Cheng, CH
    Chang, SC
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (12): : 2901 - 2912
  • [27] TESTING AND IMPROVING THE TESTABILITY OF MULTIMEGABIT MEMORIES
    MAZUMDER, P
    HAYES, JP
    IEEE DESIGN & TEST OF COMPUTERS, 1993, 10 (01): : 6 - 7
  • [28] Novel techniques for improving testability analysis
    Su, YH
    Cheng, CH
    Chang, SC
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 392 - 397
  • [29] A DESIGN FOR MANUFACTURABILITY, DESIGN FOR TESTABILITY CHECKLIST
    不详
    HEWLETT-PACKARD JOURNAL, 1993, 44 (02): : 33 - 33
  • [30] DESIGN FOR TESTABILITY USING INCOMPLETE SCAN PATH AND TESTABILITY ANALYSIS
    TRISCHLER, E
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1984, 13 (02): : 56 - 61