Measuring and improving design patterns testability

被引:12
|
作者
Baudry, B [1 ]
Le Traon, Y [1 ]
Sunyé, G [1 ]
Jézéquel, JM [1 ]
机构
[1] Inst Rech Informat & Syst Aleatoires, F-35042 Rennes, France
关键词
D O I
10.1109/METRIC.2003.1232455
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper addresses not only the question of testability measurement of 00 designs but also focuses on its practicability. While detecting testability weaknesses (called testability anti-patterns) of an 00 design is a crucial task, one cannot expect from a non-specialist to make the right improvements, without guidance or automation. To overcome this limitation, this paper investigates solutions integrated to the 00 process. We focus on the design patterns as coherent subsets in the architecture, and we explain how their use can provide a way for limiting the severity of testability weaknesses, and of confining their effects to the classes involved in the pattern. Indeed, design patterns appear both as a usual refinement instrument, and a cause of complex interactions into a class diagram - and more specifically of testability anti-patterns. To reach our objective of integrating the testability improvement to the design process, we propose first a testability grid to make the relation between each pattern and the severity of the testability anti-patterns, and we present our solution, based on a definition of patterns at metalevel, to automate the instantiation of patterns constrained by testability criteria.
引用
收藏
页码:50 / 59
页数:10
相关论文
共 50 条
  • [41] DESIGN FOR TESTABILITY OF BICMOS INVERTERS
    YE, B
    ZHENG, ZY
    CHINESE SCIENCE BULLETIN, 1995, 40 (12): : 1052 - 1054
  • [42] Design for testability - Case study
    1600, Japan Institute of Electronics Packaging (16):
  • [43] IMPROVING SOFTWARE TESTABILITY BY OBSERVABILITY AND CONTROLLABILITY MEASURES
    GUPTA, SC
    SINHA, MK
    INFORMATION PROCESSING '94, VOL I: TECHNOLOGY AND FOUNDATIONS, 1994, 51 : 147 - 154
  • [44] IEEE DESIGN FOR TESTABILITY WORKSHOP
    WILLIAMS, TW
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (04): : 90 - 91
  • [45] Specification transformations and design for testability
    Karoui, K
    Dssouli, R
    Cherkaoui, O
    IEEE GLOBECOM 1996 - CONFERENCE RECORD, VOLS 1-3: COMMUNICATIONS: THE KEY TO GLOBAL PROSPERITY, 1996, : 680 - 685
  • [46] Testability design prevents harm
    Ungar, Louis Y.
    IEEE AEROSPACE AND ELECTRONIC SYSTEMS MAGAZINE, 2010, 25 (03) : 35 - 43
  • [47] Improving datapath testability by modifying controller specification
    Flottes, ML
    Rouzeyre, B
    Volpe, L
    VLSI DESIGN, 2002, 15 (02) : 491 - 498
  • [48] DFFT: Design for functional testability
    Konuk, H
    Xiao, L
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 1105 - 1114
  • [49] Testability design of loader transporter
    Wang, SH
    Tao, X
    Jin, XW
    Fu, JP
    ISTM/2001: 4TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2001, : 1183 - 1186
  • [50] Security in Design for Testability (DFT)
    Pandey, Rahul
    Pandey, Sakshee
    Hammed, C. S. Mohammed Shaul
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 442 - 445