Study of MOS-gated strained-Si Buried Channel Field Effect Transistors

被引:0
|
作者
Fobelets, K. [1 ]
Velazquez-Perez, J. E. [2 ]
Hackbarth, T. [3 ]
机构
[1] Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2BT, England
[2] Univ Salamanca, Dept Fis Aplicada, Salamanca 37008, Spain
[3] Daimler Chrysler AG, Res Ctr Ulm, D-89081 Ulm, Germany
基金
英国工程与自然科学研究理事会;
关键词
Strained-Si; SiGe virtual substrate; Buried channel FET; MOS-gating;
D O I
10.1080/03772063.2007.10876139
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
MOS-gated strained-Si modulation doped Field Effect Transistors (MOSMODFETs) traditionally suffer from parallel conduction causing degradation of the device performance below that of the Si control fabricated in the same batch. We present a MOSMODFET in which parallel conduction is avoided through the use of ultra-thin modulation doped layers and TMAH etching to remove the top SI parasitic layer. A low thermal budget and deposited oxides are used to conserve material integrity. This approach has lead to MOSMODFETs that show RF performance improvement over the Si control MOSFET and improved DC operation over a temperature range from 10K to 300K. The influence of the low temperature processing on the characteristics is an increase from 0.3 to 1.2 Omega mm of the contact resistance, and the deposited oxide increases the interface state density.
引用
收藏
页码:253 / 262
页数:10
相关论文
共 50 条
  • [21] A comparative study of surface quantization effects in Si and strained-Si MOS structures with ultrathin gate oxides
    Dey, Munmun
    Chattopadhyay, Sanatan
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 58 - 61
  • [22] Finite-element study of strain field in strained-Si MOSFET
    Liu, H. H.
    Duan, X. F.
    Xu, Q. X.
    MICRON, 2009, 40 (02) : 274 - 278
  • [23] Study of Strained-Si/SiGe Channel p-MOSFETs Using TCAD
    Das, Sanghamitra
    Dash, Tara Prasanna
    Nanda, Rajib Kumar
    Maiti, C. K.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING & COMMUNICATION SYSTEMS, MCCS 2015, 2018, 453 : 181 - 188
  • [24] HOLE CONFINEMENT IN MOS-GATED GEXSI1-X/SI HETEROSTRUCTURES
    GARONE, PM
    VENKATARAMAN, V
    STURM, JC
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (05) : 230 - 232
  • [25] Impact of Strained-Si PMOS Transistors on SRAM Soft Error Rates
    Mahatme, Nihaar N.
    Bhuva, Bharat L.
    Fang, Yi-Pin
    Oates, Anthony S.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (04) : 845 - 850
  • [26] Two Strained-Si layers in Channel region of HOI MOSFET
    Khiangte, Lalthanpuii
    Dhar, Rudra Sankar
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 87 - 90
  • [27] Hole confinement in MOS-gated GexSi1-x/Si heterostructures
    Garone, P.M.
    Venkataraman, V.
    Sturm, J.C.
    Electron device letters, 1991, 12 (05): : 230 - 232
  • [28] Device characterizations and physical models of strained-Si channel CMOS
    Takagi, S
    Maeda, T
    Numata, I
    Mizuno, T
    Usuda, K
    Tanabe, A
    Tezuka, T
    Nakaharai, S
    Koga, J
    Irisawa, T
    Moriyama, Y
    Hirashita, N
    Sugiyama, N
    ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2004, : 133 - 138
  • [29] GaAs rectification - An enabling technology for high frequency operation of power MOS-gated transistors
    Anderson, S
    ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 33 - 39
  • [30] Modeling Electrostatics of Double Gated Monolayer MoS2 Channel Field-Effect Transistors
    Sheredeko, Galina S.
    Zemtsov, Kirill S.
    Zebrev, Gennady I.
    2014 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS PROCEEDINGS - MIEL 2014, 2014, : 107 - 109