Substrate bias effect linked to parasitic series resistance in multiple-gate SOI MOSFETs

被引:15
|
作者
Rudenko, Tamara [1 ]
Kilchytska, Valeria
Collaert, Nadine
Jurczak, Malgorzata
Nazarov, Alexey
Flandre, Denis
机构
[1] Natl Acad Sci Ukraine, Inst Semicond Phys, UA-03028 Kiev, Ukraine
[2] Catholic Univ Louvain, Microelect Lab, B-1348 Louvain La Neuve, Belgium
[3] Interuniv Microelect Ctr, B-3001 Leuven, Belgium
关键词
fin field-effect transistors (FinFETs); multiple-gate field-effect transistors (MuGFETs); omega-gate field-effect transistors; series resistance; short-channel effect; silicon-on-insulator (SOI); substrate bias effect;
D O I
10.1109/LED.2007.903955
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is generally recognized that very narrow silicon-on-insulator (SOI)fin field-effect transistors (FinFETs) are insensitive to substrate bias due to the strong electrostatic gate control. In this letter, we demonstrate, for the first time, that, in short-channel narrow FinFETs, substrate bias can dramatically change the on-current without change in the threshold voltage, subthreshold slope, and drain-induced barrier lowering, due to the modulation of the parasitic series resistance. Therefrom, contrary to general belief, very narrow short-channel multiple gate field-effect transistors can be sensitive to substrate-related effects (buried oxide formation, irradiation, etc). Another important implication of the described effect is related to the diagnostics of the series resistance in SOI FinFETs and better prediction of their full intrinsic performance potential.
引用
收藏
页码:834 / 836
页数:3
相关论文
共 50 条
  • [31] Impact of Gate Misalignment in Triple-Gate MOSFETs Fabricated on SOI Substrate
    Na, K-I
    Cristoloveanu, S.
    Xiong, W.
    Lee, J-H
    Bae, Y.
    ECS SOLID STATE LETTERS, 2012, 1 (02) : Q20 - Q22
  • [32] Effect of substrate bias in bulk and SOI sige-channel p-MOSFETs
    Niu, GF
    Ruan, G
    SOLID-STATE ELECTRONICS, 1996, 39 (02) : 305 - 307
  • [33] Gate-edge charges related effects and performance degradation in advanced multiple-gate MOSFETs
    Kilchytska, V.
    Alvarado, J.
    Collaert, N.
    Rooyackers, R.
    Put, S.
    Simoen, E.
    Claeys, C.
    Flandre, D.
    SOLID-STATE ELECTRONICS, 2011, 59 (01) : 18 - 24
  • [34] Computational study on the performance of multiple-gate nanowire schottky-barrier MOSFETs
    Shin, Mincheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 737 - 742
  • [35] Comparison of the scaling characteristics of nanoscale SOIN-channel multiple-gate MOSFETs
    Breed, Aniket A.
    Roenker, Kenneth P.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (1-2) : 135 - 141
  • [36] Subthreshold Characteristic Analysis and Models for Tri-Gate SOI MOSFETs Using Substrate Bias Induced Effects
    Gola, Deepti
    Singh, Balraj
    Tiwari, Pramod Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 329 - 335
  • [37] 3D quantum modeling and simulation of multiple-gate nanowire MOSFETs
    Bescond, M
    Nehari, K
    Autran, JL
    Cavassilas, N
    Munteanu, D
    Lannoo, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 617 - 620
  • [38] Quasi-3-D velocity saturation model for multiple-gate MOSFETs
    Han, Jin-Woo
    Lee, Choong-Ho
    Park, Donggun
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1165 - 1170
  • [39] Transient radiation response of single- and multiple-gate FD SOI transistors
    Gaillardin, Marc
    Paillet, Philippe
    Ferlet-Cavrois, Veronique
    Baggio, Jacques
    McMorrow, Dale
    Faynot, Olivier
    Jahan, Carine
    Tosti, Lucie
    Cristoloveanu, Sorin
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2355 - 2362
  • [40] Finite element Simulations of parasitic capacitances related to multiple-gate field-effect transistors Architectures
    Moldovan, O.
    Lederer, D.
    Iniguez, B.
    Raskin, J. -P.
    2008 IEEE TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2008, : 183 - +