Substrate bias effect linked to parasitic series resistance in multiple-gate SOI MOSFETs

被引:15
|
作者
Rudenko, Tamara [1 ]
Kilchytska, Valeria
Collaert, Nadine
Jurczak, Malgorzata
Nazarov, Alexey
Flandre, Denis
机构
[1] Natl Acad Sci Ukraine, Inst Semicond Phys, UA-03028 Kiev, Ukraine
[2] Catholic Univ Louvain, Microelect Lab, B-1348 Louvain La Neuve, Belgium
[3] Interuniv Microelect Ctr, B-3001 Leuven, Belgium
关键词
fin field-effect transistors (FinFETs); multiple-gate field-effect transistors (MuGFETs); omega-gate field-effect transistors; series resistance; short-channel effect; silicon-on-insulator (SOI); substrate bias effect;
D O I
10.1109/LED.2007.903955
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is generally recognized that very narrow silicon-on-insulator (SOI)fin field-effect transistors (FinFETs) are insensitive to substrate bias due to the strong electrostatic gate control. In this letter, we demonstrate, for the first time, that, in short-channel narrow FinFETs, substrate bias can dramatically change the on-current without change in the threshold voltage, subthreshold slope, and drain-induced barrier lowering, due to the modulation of the parasitic series resistance. Therefrom, contrary to general belief, very narrow short-channel multiple gate field-effect transistors can be sensitive to substrate-related effects (buried oxide formation, irradiation, etc). Another important implication of the described effect is related to the diagnostics of the series resistance in SOI FinFETs and better prediction of their full intrinsic performance potential.
引用
收藏
页码:834 / 836
页数:3
相关论文
共 50 条
  • [21] Parasitic series resistance extraction and impact ionization current modeling for SOI MOSFETs
    Pidin, S
    Koyanagi, M
    MICROELECTRONICS JOURNAL, 1998, 29 (1-2) : 31 - 41
  • [22] Ultrathin Body Effects in Multiple-Gate SOI Transistors
    Gamiz, F.
    Donetti, L.
    Sampedro, C.
    Godoy, A.
    Rodriguez, N.
    ULSI PROCESS INTEGRATION 6, 2009, 25 (07): : 91 - 98
  • [23] An assessment of single-electron effects in multiple-gate SOI MOSFETs with 1.6-nm gate oxide near room temperature
    Lee, W
    Su, P
    Chen, HY
    Chang, CY
    Su, KW
    Liu, S
    Yang, FL
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (03) : 182 - 184
  • [24] Gate bias dependence of the substrate signal coupling effect in RF MOSFETs
    Je, MY
    Shin, HC
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (03) : 183 - 185
  • [25] A unified analytic drain-current model for multiple-gate MOSFETs
    Yu, Bo
    Song, Jooyoung
    Yuan, Yu
    Lu, Wei-Yuan
    Taur, Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2157 - 2163
  • [26] A Comprehensive Study of Single-Electron Effects in Multiple-Gate MOSFETs
    Lee, Wei
    Su, Pin
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 25 - 26
  • [27] Impact of back-gate bias on the hysteresis effect in partially depleted SOI MOSFETs
    Luo Jie-Xin
    Chen Jing
    Zhou Jian-Hua
    Wu Qing-Qing
    Chai Zhan
    Yu Tao
    Wang Xi
    CHINESE PHYSICS B, 2012, 21 (05)
  • [28] A Unified Quantum Scaling length Model for Nanometer Multiple-gate MOSFETs
    Chiang, Te-Kuang
    Ko, Ying-Wen
    Lin, Yu-Hsuan
    Gao, Hong-Wun
    Wang, Yeong-Her
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 277 - 280
  • [29] Unified Regional Modeling Approach to Emerging Multiple-Gate/Nanowire MOSFETs
    Zhou, Xing
    See, Guan Huei
    Zhu, Guojun
    Lin, Shihuan
    Wei, Chengqing
    Zhang, Junbin
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 262 - 267
  • [30] Impact of back-gate bias on the hysteresis effect in partially depleted SOI MOSFETs
    罗杰馨
    陈静
    周建华
    伍青青
    柴展
    余涛
    王曦
    Chinese Physics B, 2012, 21 (05) : 477 - 482