Functional decomposition with application to LUT-based FPGA synthesis

被引：0

作者：

Qiao, J ^{[1
]}

Asada, K

机构：

[1] Univ Tokyo, Grad Sch Elect Engn, Tokyo 1138656, Japan

[2] Univ Tokyo, VLSI Design & Educ Ctr, Tokyo 1138656, Japan

来源：

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | 2001年 / E84A卷 / 08期

关键词：

logic synthesis; functional decomposition; compatibility class encoding; LUT-based FPCAs;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper. we deal with the problem of compatibility class encoding, and propose a novel algorithm for finding a good functional decomposition with application to LUT-based FPGA synthesis. Based on exploration of the design space, we concentrate on extracting a set of <(<alpha>)over right arrow> components, which can be merged into the minimum number of multiple-output CLBS or LUTs, such that the decomposition constructed from these components is also minimal. In particular, to explore more degrees of freedom, we introduce pliable encoding to take over the conventional rigid encoding when it fails to find a satisfactory decomposition by rigid encoding. Experimental results on a large set of MCNC91 logic synthesis benchmarks show that our method is quite promising.

引用

页码：2004 / 2013

页数：10

共 50 条

[11] Testing configurable LUT-based FPGA's
Huang, WK
Meyer, FJ
Chen, XT
Lombardi, F
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (02) : 276 - 283
[12] An integrated input encoding and symbolic functional decomposition for LUT-Based FPGAs
Deniziak, Stanislaw
Wisniewski, Mariusz
2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 22 - +
[13] Technology Mapping of FSM Oriented to LUT-Based FPGA
Kubica, Marcin
Kania, Dariusz
APPLIED SCIENCES-BASEL, 2020, 10 (11):
[14] A novel approach to testing LUT-based FPGA's
Lu, SK
Wu, CW
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 173 - 177
[15] Testing and diagnosis techniques for LUT-Based FPGA's
Lu, SK
Wu, HC
Yan, SJ
Tsai, YC
13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 414 - 419
[16] Architecture research of LUT-based SRAM-FPGA
Ma, Qungang
Yang, Yintang
Li, Yuejin
Gao, Haixia
Dianzi Qijian/Journal of Electron Devices, 2003, 26 (01):
[17] Power minimization in LUT-based FPGA technology mapping
Wang, ZH
Liu, EC
Lai, JB
Wang, TC
PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 635 - 640
[18] Novel approach to testing LUT-based FPGA's
Fu Jen Catholic Univ, Taipei, Taiwan
Proc IEEE Int Symp Circuits Syst, (I-173 - I-177):
[19] LUT-based image rectification module implemented in FPGA
Vancea, Cristian
Nedevschi, Sergiu
ICCP 2007: IEEE 3RD INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING, PROCEEDINGS, 2007, : 147 - +
[20] Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA design
Cong, J
Hwang, YY
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 726 - 729

← 1 2 3 4 5 →