RC power bus maximum voltage drop in digital VLSI circuits

被引：3

作者：

Bai, G ^{[1
]}

Bobba, S ^{[1
]}

Hajj, IN ^{[1
]}

机构：

[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA

来源：

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ISQED.2001.915238

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an inp ut-independent method for finding bounds on the voltage drop in RC power bus in digital VLSI circuits. The voltage at power bus nodes is expressed in term of gate currents using sensitivity analysis. Circuit timing information, functionality and logic dependencies are employed to find maximum simultaneous HL and LH switching in a clock subinterval. The sensitivity information together with an optimization procedure are applied to find bounds on the voltage drop in targeted bus nodes.

引用

页码：257 / 258

页数：2

共 50 条

[41] GA-BASED MAXIMUM POWER DISSIPATION ESTIMATION OF VLSI SEQUENTIAL CIRCUITS OF ARBITRARY DELAY MODELS
Lu Junming Lin Zhcnghui (LSI Research Institute
JournalofElectronics(China), 2002, (04) : 378 - 386
[42] Average and Maximum Power Consumption of Digital CMOS Circuits Using Logic Pictures
Fouda, M. F.
Abdelhalim, M. B.
Amer, H. H.
2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, : 225 - +
[43] Fast Vectorless Power Grid Verification using Maximum Voltage Drop Location Estimation
Zhao, Wei
Cai, Yici
Yang, Jianlei
2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 861 - 866
[44] Test Power Minimization of VLSI Circuits: A Survey
Kumar, Senthil G.
Paramasivam, K.
2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
[45] RELIABLE SIZING OF POWER NETWORKS IN VLSI CIRCUITS
CHOWDHURY, S
BARKATULLAH, JS
COMPUTER-AIDED DESIGN, 1992, 24 (06) : 291 - 300
[46] PAD ASSIGNMENT FOR POWER NETS IN VLSI CIRCUITS
MAREKSADOWSKA, M
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (04) : 550 - 560
[47] Design of low power digital VLSI circuits based on a novel Pass-transistor Logic
Song, MK
Asada, K
IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (11) : 1740 - 1749
[48] ACCURATE SIMULATION OF POWER DISSIPATION IN VLSI CIRCUITS
KANG, SM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 889 - 891
[49] A COMBINATORIAL LIMIT TO THE COMPUTING POWER OF VLSI CIRCUITS
VUILLEMIN, J
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (03) : 294 - 300
[50] Low Power Design of VLSI Circuits and Systems
Hao, Peiyi
Wang, Hongfeng
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 17 - +

← 1 2 3 4 5 →